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Abstract
Cluster computing is currently a popular, cost-effective solution to the increasing
computational demands of many applications in scientific computing and image processing. A
cluster computer is comprised of several networked computers known as nodes. Since the goal
of cluster computing is to provide a cost-effective means to processing computationally
demanding applications, nodes that can be obtained at a low price with minimal performance
tradeoff are always attractive. Presently, the most common cluster computers are comprised of
networks ofworkstations constructed from commodity components. Recent trends have shown
that computers being developed and deployed for purposes other than traditional personal
computers or workstations have presented new candidates for cluster computing nodes.
The new computing node candidates being considered may provide a competitive and
even less expensive alternative to the cluster computing nodes being used today. Machines such
as video game consoles, whose prices are kept extremely low due to intense marketplace
competition, are a prime example of such machines. The Sony PlayStation 2, in particular,
provides the user with low-level hardware devices that are often found in more expensive
machines. This work presents and evaluation of the PlayStation 2 video game console as a
cluster computing node for scientific and image processing applications. From this evaluation, a
determination is made as to whether the PlayStation 2 is a viable alternative to the cluster
computing nodes being used today.
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GLOSSARY
Basic Linear Algebra Subprograms (BLAS): A collection of building block functions for vector
and matrix-based mathematical operations.
Cluster Computer: A group of complete computers with dedicated interconnects that may be
used to share in the processing of tasks or workloads.
Commodity-Off-The-Shelf (COTS): Components or items, such as cluster computing nodes, that
may be easily obtained, generally at a minimum cost.
Digital Signal Processor (DSP): A microprocessor designed to repeatedly process streams of
digital data.
Emotion Engine: The main processing unit of the Sony PlayStation 2 video game console.
Emotion Synthesis: The artificial intelligence simulations required to produce realistic character
and environment interactions in video games, such as those on the PlayStation 2.
Image Classification: The separation of an image into segments or classes of pixels that have
similar or understood properties for analysis or further inspection.
Interconnect: An interface and medium of communication for networks of computers or cluster
computing nodes.
Inter Process Communication: Synchronization or data transfer between nodes in a parallel or
cluster computer.
Landsat: NASA program aimed at using multispectral imaging satellites to monitor and analyze
the Earth's surface.
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Message Passing Interface (MPI): A protocol used for data communication between nodes in
cluster computing environments.
Multispectral: Consisting of data from several spectra, or reflected light wavelengths.
Node: A computing element, such as a single workstation that is part of a cluster computer.
Scalability: The ability of system performance to increase with increased size.
Single Instruction Multiple Data (SIMD): An operation that performs a single mathematical
operation on several data elements simultaneously.
Speedup: A metric for analyzing performance enhancement.
Vector Processing Unit (VU): A DSP device designed and integrated into the PlayStation 2
Emotion Engine to provide SIMD processing of floating-point data.
Very Long Instruction Word (VLIW): A microprocessor instruction that includes a fixed number
of operational commands that will be interpreted and executed simultaneously.
vn
Chapter 1
INTRODUCTION
The computational demands of cutting edge applications in fields such as image
processing and scientific computing are constantly increasing [1]. One of the most popular
solutions to meeting these increasing computational demands is the use of cluster computers,
comprised of a network of workstations or personal computers [2]. These machines, often
referred to as Beowulf clusters, can be used to distribute tasks related to a particular problem
over a number of machines, or nodes, and handle the problem in parallel. This particular
strategy also has the advantage of being cost-effective, as the nodes in a cluster computer may be
constructed from commodity-off-the-shelf (COTS) components, using standard local area
networks for communication [3].
Since one of the goals of cluster computing is to provide a cost-effective means to high
performance computation, reducing the cost of nodes is always a design consideration. The
development of inexpensive and widely available computers for applications other than general
purpose computing tasks has presented a new class of machines that might be used in cluster
computers [4]-[8]. These machines, which are generally developed for application specific
purposes, could present a new level of cost-effectiveness for high performance computing and an
alternative to the cluster computing nodes used today. The question that remains is how well
computational platforms that are built for specific applications will perform when used as cluster
computing nodes.
Fast, efficient mathematical computations are a requirement for any high performance
computational platform, including those used in cluster computers [1]. One industry that has
acknowledged and adapted to the computational requirements of today's most demanding
applications is the console video gaming industry. In its development of the Sony PlayStation 2
main processing unit, the Emotion Engine (EE), Toshiba designed a computer architecture
customized to perform "Emotion Synthesis" [4]. Emotion Synthesis is a term used for the
artificial intelligence simulations required to produce realistic character and environment
interactions in video games and adjust system display accordingly [4], [5]. The mathematical
requirements of these tasks are often very similar to those required by other computational fields
of interest, such as scientific application computing and digital image processing [7], [8]. This
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indicates that Toshiba's Emotion Engine design may also provide a platform ideal for handling
more traditional data processing and computing applications.
Initial research indicated that optimizing some computationally intensive applications for
the Emotion Engine could produce performance equal to or greater than that ofmore expensive
general-purpose computers, as well as some application specific devices [7]. In [9], the criteria
for evaluating image processing platforms are discussed in terms of cost, flexibility, and speed.
For a wide range of scientific application problems, this set of evaluation criteria is also
applicable [1]. The evaluation of the PlayStation 2 in terms of these criteria gives some insight
into the potential of the platform for scientific and image processing applications, while also
providing some indication of how well the platform could contribute as part of a cluster
computer.
Since video game consoles, including the PlayStation 2, are specifically developed with
an affordable system cost in mind, the raw price of the platform makes it attractive to cluster
computing researchers [4], [7]. The fierce competition that it has received in the marketplace
from Microsoft's Xbox, Nintendo's GameCube, and an array of handheld game platforms only
serves to competitively drive down the cost of the PlayStation 2 platform even further. If the
ability to add on relatively inexpensive components such as an Ethernet adapter, hard drive, and
USB peripherals has made the idea of using the PlayStation 2 as a computational platform
attractive, Sony's release of the PS2-Linux operating system in May 2002 meant that it was also
easily achievable.
The computational flexibility of the PlayStation 2's Emotion Engine is also something
that is attractive to some high performance software developers. In fact, upon its release in 1999,
the console had export controls placed on it by both the United States and Japanese governments,
claiming that it was powerful enough to be used in highly advanced weapons and missile
guidance systems [10]. These reports focused on the floating-point computation power of the
Emotion Engine, something that is also of vital importance to both video games and scientific
applications. As will be discussed, the architecture of the Emotion Engine was designed in a
manner that would allow freedom of hardware control and flexibility to programmers for much
more than the graphics manipulation and artificial intelligence simulations required for games.
The speed of computationally intensive applications on the Emotion Engine hinges
largely on the assumption that the nature of the low-level computations involved in these
processes are similar to the operations for which the game console hardware was designed. If
the speed of these applications is shown to be competitive with other popular computational
platforms, the PlayStation 2 has an attractive advantage over general purpose cluster*computing
nodes in terms of system cost and flexibility. The goal of this work is to evaluate the PlayStation
2 as a cluster computing node. The focus of the evaluation is initially placed on the analysis of
system performance for a small set of kernel functions or applications that are representative of
many scientific and image processing applications. This evaluation should provide a better
understanding of the performance, or speed, of the Emotion, and give an indication as to how
well the PlayStation 2 can perform as a cluster computing node.
In order to evaluate the performance of the PlayStation 2 Emotion Engine for scientific
and image processing applications, several benchmark kernels were developed. In terms of
scientific applications, a pair ofLevel 1 Basic Linear Algebra Subroutines (BLAS) [1 1] was used
as a basis for evaluation and comparison, as well as a matrix-matrix multiplication example that
was implemented and experimented with in depth. Also, a small set of image processing
benchmarks were selected and optimized for the Emotion Engine. Each benchmark program was
optimized for the PlayStation 2 hardware and then compared with the performance of a high-
level implementation of the same application on the Emotion Engine, as well as a pair of other
COTS nodes that might represent common cluster computer nodes.
One advantage of developing various benchmark applications for the emotion engine was
that it provided an extensive amount of experience in programming the PlayStation 2 for
efficient, high performance, computation. The final goal in this work was to apply this
experience to a more useful problem. From the scientific application and image processing
benchmarks implemented, along with some previous research, it was determined that a feasible
application of a PlayStation 2 cluster was the low-level processing and unsupervised
classification of data in multispectral images. The Emotion Engine's design makes it ideal for
processing image pixel vectors and the low-level computations associated with many common
image classification algorithms resemble those of the scientific applications benchmarked.
To complete this research, an unsupervised image classification known as .K-means
clustering was developed and optimized for the segmentation of satellite images [15]-[19]. The
implementation of this algorithm served several purposes relevant to this research. First, it
provided a more complex application that was used to verify the Emotion Engine-optimized
dataflow models that had been developed throughout the testing and benchmarking processes.
The implementation of .K-means clustering also provided the opportunity to -develop an
application that could be scaled for execution on a full cluster of PlayStation 2 nodes. While the
analysis of the full cluster implementation was only theoretical, it provided another test that
could be used to evaluate the PlayStation 2 as a cluster computing node.
The remainder of this document is organized in the following manner: Chapter 2
presents an overview ofmotivations and considerations for cluster computing; Chapter 3 gives a
background overview of the PlayStation 2's Emotion Engine, its components, and what makes it
attractive to those interested in high performance computing; Chapter 4 discusses initial
experiences in programming the Emotion Engine for performance calculations using matrix-
matrix multiplication as a sample application; Chapter 5 discusses the details and results of
benchmarking node-level processes on the Emotion Engine; Chapter 6 provides some
background information on remote sensing and unsupervised pixel classification in multispectral
images; Chapter 7 discusses the implementation and performance results of the .K-means
clustering algorithm on the PlayStation 2 cluster. Finally, Chapter 8 presents some conclusions
drawn from the work performed here, while also suggesting some extensions for future work in
this research area.
Chapter 2
Cluster Computing
This chapter presents a brief overview of cluster computing. This overview includes
some basic background information, performance considerations in cluster computing, and a
discussion of commodity cluster computing using the Sony PlayStation 2.
2.1 Background Information
In [2], a cluster computer is defined as a collection of complete computers that have
dedicated interconnects. Some of the first cluster computers were designed to distribute
multiprogramming workloads from a number of users over a set of existing machines, or nodes.
In this environment, a dedicated machine would be set up as a master node to monitor the
utilization of all slave nodes and assign program tasks to the nodes accordingly. Other early
applications of cluster computing include availability clusters, used to provide fault tolerant
support to critical systems such as large online databases [2], [3]. More recent trends in high
performance computing have focused on the use of cluster computers as parallel computational
machines, which work together to perform single tasks [2].
Clusters used as parallel processing machines are often referred to as Networks of
Workstations (NOW), Clusters ofWorkstations (COW), or Beowulf clusters [3]. Traditionally,
high performance computing applications have been performed on supercomputers or specially-
designed, tightly-coupled parallel computers [1]. In [3], the advantages that cluster computers
have over traditional supercomputers are discussed. These advantages include the high
availability and low cost ofworkstations and PCs, the ability to easily upgrade cluster computers
nodes as new commercial processors become available, and the fact that software designed for
common workstations may be used or modified for the cluster environment. The availability of
free application interfaces such as the Message Passing Interface (MPI), which may be used for
network communication between cluster nodes, also makes cluster computing attractive [20].
The primary disadvantage of cluster computing relative to traditional supercomputing is
the lack of a low-latency, high speed interconnect [2]. When a problem is modified for parallel
computing, there is frequently a need for processing nodes to communicate with one another,
either for the sharing of result data or for synchronization purposes. Cluster computer nodes are
generally connected using some form of local or system area network, and communication
latencies incurred from such networks can severely impact the performance l)f parallel
applications [1], [21]. In contrast, traditional supercomputers were designed specifically with
communication issues in mind [2]. Through the use of specially-designed shared memory
systems and dedicated processor-level interconnects, traditional supercomputers were able to
avoid a significant portion of communication overhead currently seen in cluster computers.
More recently, a new type of machine has been targeted for use in cluster computers.
Commodity machines designed to perform functions other than general purpose computing are
often sold at prices that are less expensive than workstations with similar capabilities. Often,
hardware components that are common in expensive computers may be found in less expensive
application specific machines, such as the Sony PlayStation 2 video game console and its Vector
Processing Units [7]. Commodity cluster computers provide the ability to build parallel
machines that are either less expensive than common NOWs or can be built with more nodes for
a cost comparable to common NOW clusters. The tradeoff of using these commodity computing
nodes is that some platform flexibility may have to be sacrificed in terms of hardware
upgradeability. These machines do not solve the communication limitations of traditional cluster
computers, but with access to COTS networks and interconnects, they do not have disadvantages
in this area either.
2.2 Cluster Computer Components
In [21], the components of a cluster computer are summarized in terms of computing
nodes, system interconnects, and system software. Together, these components determine the
cost, performance, and flexibility of a cluster computer.
2. 2. 1 Node Interconnects
System interconnects have a strong effect on the performance of a cluster computer due
to their relation to inter process communication and network latency. In fact, [2] sites the lack of
a widely used, low latency, high speed interconnect (i.e., an interconnect able to transfer several
gigabits of data per second) as the largest limiting factor to cluster computers today. Most
cluster computers use some form COTS Ethernet-based local area network for node
communication. While cluster computers do lack the custom interconnects designed for
traditional supercomputers, a number of approaches have been taken to reduce the performance
penalty of communication and synchronization on these machines. System area networks
(SAN), originally developed for supercomputing environments, can currently be used to
construct cost-effective, scalable communication networks for cluster computers. The
introduction of low latency interconnects such as Myrinet and Dolphin SCI also attempt to
reduce the performance limitations of communication in cluster computers [3], [21].
2.2.2 System Software
Available system software and software development environments are another cost
advantage of cluster computing [21]. Most cluster computers are based on free, open source
operating systems including various versions of Linux. Most of these operating systems also
support a wide range of free software including development environments, compilers, and tools
that can facilitate cluster computing. The most important set of tools available for cluster
computing environments are message passing protocols and application interfaces. These
protocols, such as MPI [20], provide a standard for communication between nodes on cluster
computers. Free implementations of these protocols, such as MPICH [22], allow cluster
programmers to concentrate on high level application development, as all socket-level
programming for network communication and synchronization is handled by library functions.
2. 2. 3 ComputingNodes
Cluster computing nodes are commonly constructed from commodity-off-the-shelf
(COTS) components, using general purpose processors. Since both the cost and performance of
a cluster computer are based largely on the computing nodes used, this element is also the most
integral to the construction of the cluster. Commonly, nodes are constructed as small symmetric
multiprocessor (SMP) systems, which consist of two or more inexpensive general purpose
processors. To conserve cost and keep a relatively uniform architecture throughout the cluster
computer, nodes do not generally use any sort of custom hardware [21]. This work focuses
primarily on the selection of cluster computing nodes, namely commodity nodes constructed
from Sony PlayStation 2 video game consoles.
2.3 Cluster ComputingPerformance andScaling
The most important aspects of software development for cluster computers involve the
identification and adaptation of algorithms and processes whose performance can actually
benefit from parallel processing [21]. An application that might be applicable to cluster
computing or parallel processing must first exhibit some form of parallelism or concurrency that
may be exploited. In other words, there must exist a way to separate or modify an algorithm
such that multiple processors can work on the problem concurrently. Since each node of a
cluster computer can be viewed as a general-purpose processing node, there are a number of
different ways to break up a problem for parallel processing [1], [3]. Regardless of the methods
used for problem parallelization the final goals of cluster computing are the same. These goals
are application dependent, but can range from minimizing the execution time of a particular
problem to increasing the amount ofwork done on a problem in a fixed amount of time [2] . A
general equation for speedup is shown below.
, Performanc e P Processors
Speedup =
Performanc e 1 Processor
While the its precise definition may vary, the performance of a parallel algorithm
executed on P processors is ideally P times the performance of the same algorithm on one
processor. This is rarely the case, though, as there are several factors that affect the performance
or execution time of parallel algorithms. For instance, communication time between computing
nodes can constitute a significant portion of the overall execution time of a parallel algorithm.
This communication time includes time required for processes on various nodes to be
synchronized and network latency. Furthermore, communication time will often increase with
increased problem size or when increasing the number of nodes working on the problem. Also,
many parallel algorithms require extra work that is not necessary in the sequential
implementation. This extra work may be in the form of startup overhead, data distribution, or
extra calculations [21].
2.3.1 Parallel Performance Scaling
>*>
Figure 2.1 provides a hypothetical example of how communication time might affect the
performance of a parallel algorithm versus a sequential version of the same algorithm. In this
example, the actual computation time of a parallel algorithm executed on two nodes is
approximately twice as fast as the total computation time of a sequential implementation of the
algorithm. Due to parallelization overhead and communication time, the overall execution time
of the 2-node parallel implementation is increased, and the speedup of the algorithm over the
sequential implementation is reduced. Adding two more nodes or processing elements to the
parallel implementation might further reduce the parallel compute time. This also increases
overhead and communication time required for the synchronization of more nodes. Therefore
the speedup seen per node is also reduced, making the total four-node execution time only
marginally faster than the two-node time.
Sequential Compute Time
2-Node Parallel Compute Time Overhead
Communication
Time
4-Node Parallel
Compute Time
Over
head
Communication
Time
Figure 2.1 Sample Parallel Algorithm Computation Time versus Sequential Algorithm.
Parallel algorithm performance analysis often deals with scalability, or the ability for
additional computing nodes to increase the raw performance of an algorithm or problem [2],
[21]. The scalability of a particular problem in a parallel or cluster computing environment can
be evaluated and summarized in terms of speedup. Figure 2.2 charts the performance variation
of several different sample problems versus the number of computing nodes used. Problem A
represents an application with ideal speedup. This means that the raw performance of this
problem increases uniformly with the number of processors used. Problem B, which represents a
more realistic problem, also shows performance speedup that increases with the number of
computing nodes used. Communication overhead keeps this algorithm from reaching ideal
speedup, though.
Problem C in Figure 2.2 represents an algorithm that benefits from parallel processing,
but only to a certain point. Notice that for larger numbers of computing nodes, speedup of
performance actually decreases meaning that the overhead of adding more computing elements
to the problem harms performance. Problem D represents a problem that shows little to no
benefit from parallel processing. This type of scaling performance might be seen in an algorithm
that does not have enough inherent parallelism or concurrency to truly benefit from parallel
processing, and thus scaling that problem to more machines could produce no speedup or, even
worse, produce a slowdown when compared to the sequential algorithm.
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Figure 2.2 Sample Scaling Analysis for Parallel Performance.
In [2], three different models used to perform scaling analysis on parallel computers are
presented. Each of these models provides its own method for the determination and analysis of
speedup and performance. The first model is problem-constrained scaling, in which the size of a
particular problem is fixed, and the parallel implementation is analyzed by increasing the number
of computing elements working on that problem. This is the type of scaling presented in Figure
2.1. A second type of scaling, known as time-constrained scaling, is used in situations where
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execution time for a problem is fixed. In this model, the parallel machine is analyzed with
reference to the amount of work performed in the given time interval. The third scajing model
introduced is memory-constrained scaling, in which the amount of memory used on each
computing node is fixed and the parallel machine is analyzed based on the amount of work
performed per computing element. The performance analysis of each of these scaling models is
discussed briefly below [2].
2.3.2 Problem-Constrained Scaling
Problem-constrained scaling deals with the performance analysis of a fixed-size problem
on several processing elements [2]. With a fixed problem size, the number of computing nodes
is increased to analyze the performance benefit of parallel processing. This scaling model
assumes that a larger machine is being used to speed up a particular problem purely in terms of
execution time. Thus, performance is also analyzed in terms of execution time. For parallel
algorithms, this usually includes communication time and setup overhead. This is also the model
used for the example in Figure 2.1. An algorithm that may be used to calculate speedup in a
problem-constrained setting is given below [1].
, Time (P Processors )
Speedup PC =
Time (1 Processor )
2. 3. 3 Time-Constrained Scaling
Instead of analyzing the execution time of a problem on a parallel machine, time-
constrained scaling deals with the amount of extra work that can be performed by the parallel
machine in a fixed amount of time [2]. Thus, in this mode, the performance metric that is used to
measure and analyze scaling is work performed, not execution time. As in the examples
discussed, P processors can ideally perform P-times as much work as one processor in a fixed
amount of time, but due to communication requirements and other overhead incurred, actual
performance is generally less than the ideal case. A speedup equation that may be used to
analyze the scaling of time-constrained systems is given below.
_ , Work (P Processors )
Speedup TC = ^
Work (1 Processor )
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2.3.4 Memory-ConstrainedScaling
Memory-constrained scaling of parallel machines assumes that each node is going to be
used to execute the largest problem possible without running out of resources. Thus, in this
scaling model, increasing the number of nodes in a parallel machine also increases the problem
size [2]. Ideally, each node would be able to complete the same amount of work per unit time
that the single-processor implementation completed, but due to communication latency and other
incurred overhead, actual performance should be less than this ideal case. Memory-constrained
scaling performance is evaluated in terms of work done per unit time. An equation used to
calculate speedup in a memory-constrained parallel machine is given below.
, Work (P Processors ) Time (1 Processor ) Increase in Work
Speedup MC = ^-^ xTime (P Processors ) Work (1 Processor ) Increase in Exe Time
2.4 Cluster Computing with the PlayStation 2
While the Sony PlayStation 2 and its Emotion Engine are equipped with an architecture
that is attractive to performance computing researchers it is highly unlikely that this 300 MHz
machine can match the computational performance of a top-of-the-line processor. This is
partially a function of clock rate, with new processors such as Intel's Pentium 4 Extreme and
Prescott processors utilizing clock rates over 3 GHz [23], but also a function of system design
focus. The PlayStation 2 is only equipped with 32 MB of RAM, for instance, which may not
even be enough to handle operating system tasks on newer personal computers. Therefore, to
believe that a single PlayStation 2 can outperform other high-end supercomputing and cluster
computing nodes on its own is unrealistic. On the other hand, one advantage that the PlayStation
2 does have is system cost.
With constant competition from companies such as Nintendo and Microsoft in the video
game console market the price of the PlayStation 2, as well as other consoles, is regularly
reduced [24]. Upon release in 1999, a new PlayStation 2 console had a retail cost of US
$299.99. This price was reduced to US $199.99 in May 2002 and reduced again to US $179.99
in May 2003 [24]. Refurbished machines can currently be obtained for less than US $130 [25].
As ofMarch 2004, the PlayStation 2 Linux kit costs an additional US $99. Therefore, each node
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in the cluster would cost approximately $230-$280. This relatively inexpensive cost per node is
the real driving force behind research into the construction of a PlayStation 2 cluster [7].
The possible cost and performance advantages of using the PlayStation 2 as a cluster
computing node have been acknowledged in a project at the University of
Illinois' National
Center for Supercomputing Applications. In the NCSA project, $50,000 was used for the
construction of a cluster of 70 PlayStation 2 nodes to aid research ranging from basic scientific
application computing to specific applications in areas such as computational chemistry [7], [8].
While the NCSA project has received a significant amount of press coverage, little data is
provided to show that any performance research was performed on the PlayStation 2 before the
cluster was constructed. Also, little performance data save for some single node performance
research has been announced since the construction of this cluster.
Without the funding and manpower of the NCSA project, the cluster being developed in
this project is more modest. This PlayStation 2 cluster, consisting of just two nodes, is being
used as a proof of concept for application benchmarking and to determine what contributions
such a cluster might be able to make to the efficient processing of multispectral images. The
cluster constructed for these tests utilized the 10/100 Mbps Ethernet adapters provided with the
PlayStation 2 Linux kits, networked over a 100 Mbps Ethernet switch, as a connection
mechanism. Communication between the nodes in this cluster is handled by using the MPICH
version of the Message Passing Interface (MPI) protocol [20]. MPICH [22] provides a C-based
API of functions that can be used to handle inter process communications between different
machines over the Ethernet network, without requiring programmers to do any socket level
programming. Using MPICH caused little difficulty in this project, as the API implementation
is, for the most part, platform independent and installed flawlessly under PlayStation 2 Linux.
13
Chapter 3
The Emotion Engine
While the cost of the PlayStation 2, especially for construction of a cluster computer, is
extremely attractive, the element that originally attracted performance-computing researchers to
this platform was the unique architecture of its main processing core, the Emotion Engine (EE)
[4], [7]. This engine has an impressive theoretical peak processing performance of 6.2 billion
floating-point operations per second [4]. This chapter discusses the hardware architecture of the
Emotion Engine, as well some basics of programming the machine under the PlayStation 2
Linux operating system.
3.1 Design Background
Before discussing the specific architectural design of the Emotion Engine, it is important
to understand the methodology and goals that this design was implemented to achieve. This
includes understanding what the Emotion Engine is, as well as what it is not. The most
important aspect of the design, which must be understood for efficient software development, is
that the Emotion Engine is not a general-purpose computing core. In other words, it is not
designed in such a way that an application can be developed in a high level programming
language such as C++ or JAVA, compiled, and run efficiently. While the PlayStation 2 Linux
operating system does include compilers for high level programming languages such as C and
C++, programming the Emotion Engine for high performance applications requires control of the
machine and its components at a much lower level [26], [27].
The Emotion Engine does provide an architecture that allows programmers the ability to
control, manipulate, and adapt data processing to the needs and requirements of their
applications. The flexibility that this core provides is not without its drawbacks, though, as this
freedom provided to programmers is only achieved through understanding of low-level
operations and a steep learning curve [4]. Once this learning curve has been overcome,
programmers are left with a number of hardware configurations and methods for data processing,
device communications, graphics display, and computation.
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3.2 Emotion Engine Hardware Overview
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Figure 3.1 Block Diagram of the Emotion Engine [28].
A high level overview of the PlayStation 2 Emotion Engine (EE) is shown in the block
diagram in Figure 3.1 [28]. The hardware implementation of this engine is of particular interest
to some researchers in the field of high performance computing because of its focus on the
simultaneous use of multiple processing elements and single instruction multiple data (SIMD)
computation. The focus on multiple processing elements is a method for distributing
computational responsibilities to a number of different application specific processors with the
goal of preventing any single processing element from becoming overloaded with work. This
can often improve the computational efficiency of a high level process, such as a video game,
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and allows for flexibility in software development. SIMD processing of data refers to providing
programmers the ability to perform a single operation on several data elements simultaneously.
In an application where sets of operations are performed repeatedly, this parallel processing of
data can have strong performance advantages. A graphical depiction of SIMD data processing is
shown in Figure 3.2.
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Figure 3.2 SIMD Processing ofData versus Standard SISD Processing.
Besides being an interesting study in computer architecture design, the Emotion Engine
presents the programmer with a powerful, customizable, and adaptable platform for the
optimization of software for performance [5]-[8]. The engine was originally designed with the
specific goals of generating high-resolution graphics and artificial intelligence (Al) synthesis at a
minimal cost to the consumer. This balance of cost and performance is critical to the success of
platforms in the console gaming industry [4], [5], [30]. Both of these performance goals (Al and
high performance graphics display) involve primarily simple arithmetic operations, which must
be repeated thousands or even millions of times to produce a single frame of display for a game.
This observation indicates that the Emotion Engine hardware could be optimized for other
largely mathematical operations and is the motivation for much of the research into the scientific
and image-processing capabilities of the PlayStation 2 [4]-[8].
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The Emotion Engine's design was largely based on providing programmers the ability to
exploit parallelism as much as possible in their software [4], [5]. In terms of videogames, this
parallelism would come in the form of repeated calculations needed for Al simulations and, more
predominantly, processing image transforms, geometry, textures, and vertices for display. The
ability to perform these repeated operations in parallel can both simplify software design and
remove a significant amount of computational overhead related to large loop operations and
computation on more traditional, sequential processing platforms [28]-[32]. The ability to
perform these repeated operations on separate, dedicated processing elements also has
advantages in removing a large amount of the overall workload from the main system CPU.
This exploitation of parallelism also serves to reduce the need for a high-speed (in terms of clock
rate), top of the line core CPU [5]-[8]. So, with ingenuity, the Emotion Engine designers were
able to build a 300 MHz engine that can compete, in terms of performance, with Microsoft's 800
MHz Xbox CPU and Nintendo's 485 MHz GameCube [33].
3.2.1 Emotion Engine Core CPU
All of the data processing that occurs in the Emotion Engine begins in the EE Core CPU.
A high-level block diagram of this CPU is shown below in Figure 3.3 [29]. The core of the
Emotion Engine is a 300 MHz MlPS-based processor and utilizes an interesting, partially
custom, instruction set architecture. The core itself contains a 2-way superscalar pipeline and is
fully MIPS III compliant [30]. It is also partially MIPS IV compliant, but the most interesting
points of this instruction set architecture are the custom extensions added to it by the Emotion
Engine designers. While the majority of operations performed by this core are those of a
traditional, general-purpose processor, the designers at Toshiba added what is referred to as a set
of 128-bit Multimedia Extensions to the instruction set architecture. These extensions are, for
the most part, a set of modifications to the EE Core's integer ALU. The EE Core instruction set
also includes an additional set of special multiplication commands, including 3-operand
multiplication commands and multiply-add instructions, which are not standard MIPS III or
MIPS IV instructions [29]-[31].
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Figure 3.3 Block Diagram of the Emotion Engine Core CPU [29].
To exploit SIMD parallelism in the core CPU of the Emotion Engine a pair of 64-bit
integer pipelines, labeled 10 Pipe and II Pipe in Figure 3.3, are included in the data path. The
custom Multimedia Extensions implemented for the Emotion Engine Core use these two integer
pipelines concurrently to support 128-bit integer functions. In order to provide support for these
extensions, all of the general-purpose registers in the EE Core are 128 bits in length. Under
normal modes of operation, including MIPS load, store, and arithmetic operations, only the least
significant 64 bits of these registers are used. When using the Multimedia Extensions to the
MIPS ISA, full quadwords, which are 128-bit values, may be loaded, stored, and used as
operands for instructions on the MIPS CPU [29].
Not only does the EE Core support some 128-bit operations but these 128-bit operations
are scalable and can be used to perform parallel integer operations. Essentially, depending on
the multimedia operation being performed, the 128-bit datapath formed by the two 64-bit integer
pipelines can be reconfigured to act as a set of smaller paths. The 128-bit integer ALU could
actually be used to perform any of the following operations in a single instruction [29]:
One 128-bit Integer Operation, Referred to as Quadword Instructions
Two 64-bit Integer Operations, Referred to as Double Word Operations
Four 32-bit Integer Operations, Referred to as Word Operations
Eight 16-bit Integer Operations, Referred to as HalfWord Operations
Sixteen 8-bit Integer Operations, Referred to as Byte Operations
There are no freely available source compilers that will optimize code to use the custom
EE Core Multimedia Extensions, but integrating them into applications that perform a large
number of independent integer operations can be very advantageous [4], [5]. The most apparent
of these applications would be image processing, as many images are comprised of 8-bit pixel
values, in terms of grayscale images, or pixel that are comprised of several 8-bit values, in terms
of color and multispectral images. Image processing applications in which pixel processing is
independent of other pixels could benefit greatly from the ability to process 16 pixels
simultaneously [9], [34], [35].
The Multimedia Extensions to the MIPS instruction set in the Emotion Engine are similar
to those used in other general-purpose CPUs. For example, the Intel Pentium 4 architecture
includes a similar set of 128-bit scalable integer instructions that is referred to as MMX
technology [23]. The Pentium 4 Multimedia Extensions support a much wider range of
applications, so the set of additional integer instructions is much more robust. Intel also uses
Streaming SIMD Extensions, referred to as SSE and SSE2, to provide performance
enhancements to MMX technology as well as SIMD processing of single and double precision
floating-point numbers [23], [36]. The SSE extensions, much like the Motorola AltiVec units
used for SIMD processing in the Macintosh G4 and G5 [36] are very similar to the floating-point
vector processing units found in the PlayStation 2 Emotion Engine. In the case of the Emotion
Engine, these vector processing units are not part of the EE Core CPU, though.
The EE Core processor has a number of other interesting aspects beyond custom
instruction set extensions. One such aspect is its utilization ofMlPS-based coprocessor devices
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and their respective pipelines. The EE Core has three static MIPS coprocessor devices. The first
device is the Memory Management Unit (MMU, also known as COPO), which handles address
translation functions for the EE Core CPU. The second MIPS coprocessor utilized by the EE
Core is the Floating-point Unit (FPU, also known as COP1). This unit is used to perform
individual 32-bit floating-point operations, controlled by the CI Pipeline shown in Figure 3.3.
The final MIPS coprocessor found in the Emotion Engine deals with a special set of instructions
that may be issued to Vector Unit 0 (VUO, also known as COP2). VUO is a device used for the
SIMD processing of floating-point operations. This device is not actually located in the EE
Core, but the C2 pipeline in the core datapath has the ability to issue instructions to VUO for
processing. This device will be discussed in detail in the following section [4], [29], [31].
The EE Core also has a number of strategically located small memory blocks such as
separate cache blocks for instructions and data as well as a block of Scratchpad RAM (SPRAM).
SPRAM provides a 16kB block of high-speed, on-chip RAM that can be viewed as a type of
locked data cache. Data in SPRAM can be accessed by normal load and store instructions,
which are advantageous for handling frequently accessed data structures. DMA access is also
provided to SPRAM for efficient data transfer to and from other devices. With its speed and
versatility, this small block ofmemory is useful in a wide range of applications [29].
3.2.2 Vector Processing Units
The focus of floating-point parallelization for mathematical throughput on the Emotion
Engine rests on two Vector Processing Units, or VU devices (labeled VUO and VU1 in Figure
3.1). These units provide performance characteristics that make them a primary focus for those
looking to apply the PlayStation 2 to computational problems [7], [8]. The first of these
characteristics is the ability to perform high speed, parallel floating-point math operations. Each
vector unit can process up to four single precision floating-point operations simultaneously. On
top of this, the vector units may be optimized to operate in different processing modes so that
their utilization may be further tailored to the application at hand. The configurable modes of
operation for these units, which will be discussed in detail, greatly increase the ability of a
creative programmer to utilize as much of the engine's processing power as possible [4]-[8],
[32].
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3.2.2.1 Digital Signal Processors
Before discussing the specific design and implementation of the PlayStation 2 Vector
Processing Units, it is important to understand exactly what these processing elements are. At
the lowest level, the Vector Processing Units found in the Emotion Engine are digital signal
processors (DSP). Digital signal processors are computing elements dedicated to the
manipulation or analysis of digital signals or streams of data [37]. They are often found in
application specific devices, such as audio and video equipment, cellular phones, and imaging
devices. The operations and functionality offered by various digital signal processors is often
highly dependent on the specified application. In the case of the PlayStation 2, the VU devices
were implemented for the specific purpose of image transformation, vertex manipulation, and
texture processing [4], [30]. Thus, the operations provided by these DSPs focus on floating
point operations that may be used to efficiently manipulate small sets of data such as image
pixels or vertex coordinates efficiently and simultaneously [4].
In [38] a discussion of advancements and trends in DSP development focused mainly on
the exploitation of parallelism for the repeated processing of digital signals. Two specific types
of parallel execution are discussed. The first is the use of very long instruction word (VLIW)
commands in modern DSP devices. VLIW instructions are comprised of several operational
commands that are packed, either by a compiler or a programmer, into a single instruction to the
processor [38]. The target processor or DSP then executes each of these commands
simultaneously. The second form of parallel processing mentioned as being commonly found in
high performance DSP devices is SIMD or vector processing of data. Since the DSP is generally
built to perform repeated operations on sets of data, this type of parallelism allows the device to
operate on multiple data elements simultaneously [37], [38]. Both of these performance
advancements are found in the VU processors in the PlayStation 2 Emotion Engine.
3. 2.2.2 Vector Processing UnitArchitecture
The Emotion Engine has a pair of DSP devices referred to as Vector Processing Units
(VU). These two devices, while similar in construction and processing capabilities, actually
serve very different purposes in the PlayStation 2. A high-level block diagram of one Vector
Processing Unit is shown in Figure 3.4 [32]. Each VU has a set of 32 vector floating-point (VF)
registers for data processing as well as a set of 16 integer registers. Since the predominant
operations in video game drawing and graphics generation involve three and four element
21
vectors of data, such as XYZ coordinates or RGBA pixel values, the Vector Processing Units are
built and optimized for such functionality. The vector length for each of these units is four
elements, meaning that four floating-point data values can be operated on simultaneously.
Therefore, the VF registers have a length of 128 bits so that four single-precision floating-point
numbers can be loaded, stored, and handled simultaneously. Note that the VU devices support
only single precision 32-bit operations. Also, integer registers on these devices are only 16 bits
in length and are generally used for loop control and load/store VU data memory address
calculations [32].
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Each VU device has a set of four floating-point multiply-accumulate (FMAC) units.
These units provide the basic functionality for floating-point operations such as addition,
subtraction, and multiply-accumulate operations (multiplication followed by addition to an
accumulated value). The FMAC units are used in parallel, each handling one of the four vector
elements being processed. Together, these units are extremely powerful and are the focus of
most instructions in the VU devices. Other functional units found in the VU devices include a
floating-point division unit, a random number generation unit, a functional unit to handle load
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and store operations, an integer arithmetic logic unit, a functional unit to handle branch and jump
operations, and an elementary function unit that performs trigonometric, exponential and
logarithmic operations [32].
The main goal of the VU devices is to speed up repeated operations by allowing SIMD
processing of data, but these devices exploit parallelism in other ways as well. Each Vector
Processing Unit also utilizes 64-bit VLIW instructions, in which each VU instruction is packed
as two separate 32-bit commands to be processed simultaneously. The format of these
instructions can be derived from the upper and lower execution units outlined in Figure 3.4.
Vector instructions bound for the FMAC units, which are found in the upper execution unit of
the VU, would go in the first 32 bits of the VLIW instruction. Instructions bound for any of the
other functional units, such as load/store instructions and integer operations, are placed in the
lower 32 bits of the VLIW instruction. In this way, the Vector Processing Units process data
through the application of a unique SIMD/VLIW instruction format [4].
One final element that should be noted in Figure 3.4 is the existence of a Vector Unit
Interface (VIF). A VIF is used in each Vector Processing Unit to connect that device to the
Emotion Engine's main system bus. The VIF has the ability to write DMA-transferred data from
the main bus to the VU data memory even while the Vector Processing Unit is in operation. It
also provides other interesting functionality for the transfer of preformatted data. Often, in terms
of video games, the blocks of data that will be passed to the VU are known ahead of time. To
improve efficiency of data transfers, this data can be stored in a packed format and passed as-is
to the VIF for unpacking and writing to VU data memory. The VIF can likewise be programmed
to unpack the data being received with operations such as adding offsets to data values and
unpacking 8-bit data into 32-bit addresses.
3.2.2.3 Vector Processing Unit OperatingModes
Two operating modes were included for the VU devices in the emotion engine. The first
of these modes is referred to as "micro mode."When operating in micro mode, the VU device in
question acts as an independent signal-processing unit. A preassembled microprogram kernel is
transferred to the VU microinstruction memory and all subsequent commands are fetched and
executed from that kernel code. Kernel code execution, once initiated, executes independently of
the EE Core CPU. This is just one example of the Emotion Engine's ability to exploit the
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simultaneous use ofmultiple processing elements. Generally speaking, micro mode is the most
efficient mode of operation for either Vector Processing Unit. The device referredlo as VU1
always operates in micro mode and must always have some microprogram to execute if it is in
use.
Conversely, VUO has the option of operating in micro mode or a second mode of
execution, known as "macro
mode."This mode of execution was alluded to earlier in the
discussion of MIPS coprocessors in the EE Core. When configured in macro mode, VUO
executes MIPS COP2 instructions given to it by the EE Core. The macro mode instructions
issued to VUO are executed inline with the application running on the EE Core, as opposed to
micro mode programs which operate independently of, and thus in parallel with, the EE Core
processor. These instructions are embedded and compiled into high level EE Core code and do
not require a preassembled micro program to execute. Due to the capabilities of the EE Core,
only those VU instructions that would be an extension to the available set of operations may be
called in macro mode. In general, this includes any instructions related to the FMAC units and
excludes VU integer and branch operations. The ability to act as a coprocessor to the EE Core
CPU adds versatility to VUO and to the Emotion Engine as a whole [4], [32], [40].
3.2.2.4 Comparison of VUO and VU1
Table 3.1 VU Feature Overview and Comparison.
Function VUO VU1
Coprocessor Connection COP2 None
Macro Mode Available Not Available
Micro Mode -..- Available Available
DataMemory (VUMem) 4kB 16 kB
instruction Memory (MicroMem) 4kB 16 kB
EFU Available No Yes
I Direct Connection to Graphics Synthesizer No Yes
VIF System Bus Interface Yes Yes
Theoretical Peak VU Performance (5.53 GFLOPS) FMAC *4 (2.4 GFLOPS)
FD1V (0.04 GFLOPS)
FMAC*4(2.4GFLOPS)
FDIV (0.04 GFLOPS)
EFU (0.65 GFLOPS)
While the specific Vector Processing Units in the Emotion Engine evolved from the same
basic design, they also have some key differences. These differences stem mainly from the fact
that each was included in the PlayStation 2 to assist with or perform a separate and specific set of
tasks. While designing the VU devices to be geared towards these specific tasks, the EE
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designers were also careful to leave an element of flexibility in the engine design, so that
programmers could customize their software as needed [29]. The key differences, both in terms
of architecture and functional units available, as well as in terms ofmodes of operation available,
are shown in Table 3.1 [28], [34]. These differences are discussed below, along with the
specifics of each Vector Processing Unit relative to its purpose and implementation.
3.2.2.5 VUO - The Coprocessor
EE Core
ecps
interface
32
r<-
128
32
.Main sus
3y|
tr'&r Srec. Qilt
' ,
ARC
UBbit
,taeating
'Kegs
Integer
-t\ Regs
VPUO
Comst Sr.ic.ant
FUIV
~L
3f
33f 12i'
micro Mem.. TO Xem
4KB
VIP
Figure 3.5 Block Diagram ofVUO [30].
Vector Processing Unit 0 (VUO), shown in Figure 3.5 [30], was designed specifically to
fulfill the duty of assisting the EE Core CPU with repeated floating-point calculations and data
manipulation. To achieve this goal, VUO has a 128-bit coprocessor bus linked directly to the EE
Core. This direct connection is only used in macro mode operation and gives the Core CPU
access to all of the 128-bit vector floating-point registers found in VUO. Thus, special
coprocessor load and store functions available to the EE Core CPU can access VUO vector
floating-point registers directly, removing any need to use the Emotion Engine's main bus in
macro mode. A separate 32-bit direct connection found between VUO and the EE Core also
allows macro mode instructions to be issued to VUO, inline with the program currently running
on the EE Core [4], [32].
As is shown in Table 3.1, VUO can also operate in micro mode. This allows it to utilize
its 4kB of data memory and 4kB of instruction memory to operate independently of the EE Core.
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In this mode of operation, macro mode instructions cannot be issued to VUO, but data may be
transferred to VUO data memory via DMA transfer through the VIF or by mapping^ VUO data
memory into main memory on the EE Core. Operating in micro mode, the floating-point
functional units provide VUO with a theoretical peak performance of 2.44 billion floating-point
operations per second (GFLOPS) [34].
VUO also has a couple of characteristics that are not depicted in Figure 3.5. The first is
that, besides the 16 integer registers that are used during micro mode operation, VUO has 16
control registers that are used for various tasks in controlling both VU devices. For instance, one
of these control registers may be loaded with an address value at which a microprogram found in
VUO instruction memory can be started, while another would be used to actually start processing
on VUO. A similar set of registers exist for the control of VU1. All of the control functionality
is implemented on VUO, though, due to its tight coupling and direct connections to the EE Core.
VUO data memory also extends beyond the 4kB shown. Mapped into this extension in VUO data
memory is the entire set of integer and vector floating-point registers of VU 1 . This allows a
microprogram on VUO to initialize VU 1 with processing values or parameters that it might need
for operation [32].
3.2.2.6 VU1 -The Geometry Processor
Unlike VUO, Vector Processing Unit 1 (VU1) was designed specifically to operate
independently of the EE Core. More specifically, VU1 was designed to be a geometry processor,
preprocessing data to be passed on to the PlayStation 2's Graphics Synthesizer (GS) for drawing
and display. A block diagram of VU1 is shown in Figure 3.6. This device has all of the
functional features found in VUO, as well as a number of extended or enhanced features, but
lacks the direct connections to the EE Core found in VUO. Since it was not meant to be a MIPS
coprocessor, these connections were not necessary. Without dedicated connections to the EE
Core CPU, VU1 can only process data in micro mode. This device does have several dedicated
connections, or paths, of data transfer to the Graphics Synthesizer Interface (GIF), though. The
Graphics Synthesizer, while not part of the Emotion Engine, is the PlayStation 2's rendering and
display engine. It is the equivalent to a video card in a common personal computer. The GS is
not controlled by VU1, but for the purpose of video games, VU1 was designed to preprocess and
upload data to the GS for display [4], [30], [32].
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Compared to VUO, VU1 and its interface to the main system bus have a number of
architectural enhancements that allow it to handle what are presumably massive amounts of data
that are required for game display. The first enhancement is the availability of larger data and
instruction memory spaces. VU1 provides 16kB of data memory and 16kB of instruction
memory, each a full four times the size of those found in VUO. VU1 also includes an
Elementary Functional Unit, which is a key part of geometry processing as it provides
functionality for trigonometric functions needed for image rotation and adjustment, as well as a
number of other functions [32]. With this added functional unit, VU1 has a theoretical
performance peak of 3.09 GFLOPS [34].
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More importantly, though, VU1 has added support for quick data acquisition and transfer.
For instance, VU1 supports the partitioning and double buffering of its data memory. By using
provided mechanisms for double buffering, data can be loaded into one section of VU data
memory through the VIF while VU1 is operating and processing data from another section of
VU data memory. To support this functionality, instructions are included in the VU1 instruction
set that allow the programmer to obtain the address of the current operational buffer.
Instructions are also included to allow efficient transfer of processed data to the GIF via one of
the dedicated paths [32]. While double buffering, output data may be transferred to the GIF from
one buffer while data from the other buffer is being processed. To allow for the double buffering
ofVU1 memory, DMA must be used for data transfer to the device.
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3.2.3 DMA Controller
The DMA Controller found in the Emotion Engine is not responsible for any data
processing of its own, but it is a key component of high performance computing on this platform.
While its use is not specifically required for most EE device communications, this 10-channel
device can handle and arbitrate all data transfers over the Emotion Engine's 128-bit main bus,
including DMA transfers between the EE Core, main memory, and all peripheral processors. It
has a number of interesting features, including chain mode transfers that allow DMA packets to
indicate the address of the next packet to be transferred. Some other interesting operations
supported are interleaved data transfers and stall control provided to the EE Core CPU [28], [30].
The performance advantages of using this device for data transfer to and from the VU devices
will be discussed in the next chapter.
3.2.4 Device Collaboration
In order to develop high performance applications on the Emotion Engine, it is important
to understand how the various processing elements were intended to collaborate. Since the
PlayStation 2 processing elements rely more on concurrency than sheer speed to handle high
performance applications, collaboration and data flow between these devices is paramount to
efficient data processing in the Emotion Engine. Despite the flexibility provided by the various
Emotion Engine processing elements, these devices were included in the engine to perform
specific tasks. Device collaboration ties the hardware design of the Emotion Engine directly to
the software applications it was intended to process.
In [6], the collaboration of the EE Core CPU and VU devices is discussed in terms of
"display
list"
generation. Display lists are data elements produced and processed by the Emotion
Engine. These data elements are then passed to the PlayStation 2 Graphics Synthesizer for
drawing and screen display [4], [5]. In general, display list generation and manipulation
constitutes the majority of Emotion Engine processing time. Therefore, the Emotion Engine was
designed to handle the generation and manipulation of display data and efficiently transfer the
data to the graphics synthesizer, via the main Emotion Engine bus or direct connections in VU1.
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Figure 3.7 describes two collaboration models that could be used to support display list
generation [6].
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Figure 3.7 Emotion Engine Processing Element Collaboration Block Diagrams of (a) parallel display list
generation and (b) serial display list generation.
The first device collaboration model in Figure 3.7 is a parallel model, in which
"teams"
of Emotion Engine components work together to generate display information. VU 1 works on
its own, and is supplied with streamed data from main memory. This data is used to
independently generate display lists that are uploaded to the Graphics Synthesizer Interface
(GIF) via direct connections. The second team consists of the EE Core CPU, working with VUO
in macro mode. These devices generate display list data that is buffered in Scratchpad RAM and
passed to the GIF over the main bus using DMA. The GIF is used to arbitrate or integrate data
received from the two teams of devices and pass that data to the Graphics Synthesizer. One way
to conceptualize the parallel device collaboration model for display list generation is to visualize
VU1 generating display information for large, but relatively simple, background objects such as
buildings in a game. Meanwhile, the EE Core/VUO team uses more advanced decision-making
and logic abilities to generate display information for smaller, but more complex foreground
objects such as characters or moving vehicles [6].
The second model shown in Figure 3.7 is a serial device collaboration model. The
processing responsibilities of the computing elements in this model are similar to those in the
parallel collaboration model, but there are some differences in dataflow. As before, the VUO/EE
Core team works to generate display list information for small, complex display objects. The
data generated by this team is buffered in Scratchpad RAM. The data in the Scratchpad buffer
and data from main memory are alternately streamed to VU1 via DMA over the Emotion Engine
main bus. VU1 generates display information for background objects and integrates the data
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passed to it by the VUO/EE Core processing team. The assimilated data can then be passed to
the Graphics Synthesizer as a single set of display lists, requiring no further integration [4], [6].
Besides describing two models for display list generation on the Emotion Engine, Figure
3.7 also provides an overview of the intended use of processing elements in the Emotion Engine
[4]. Consequently, these device collaboration models may need to be taken into account when
designing software and low level dataflow models for other applications on the PlayStation 2.
Both collaboration models presented here amount to what is, essentially, a one-way data flow
model, with no consideration or means for recovering processed data or results. This presents a
fundamental problem for more traditional computing, which requires that the results of data
processing be recoverable.
3.3 Programming the Emotion Engine
Even with a basic understanding of the Emotion Engine hardware and device
collaboration, a number of questions remain to be answered with respect to how all of the
devices included in the machine are actually programmed. These issues are addressed below.
3.3. 1 The PlayStation 2 Linux Operating System
The PlayStation 2 Linux Operating system, released in May 2002 [39], made it possible
for non-licensed software developers to write their own applications on this platform for the first
time. Due to Sony's business model and market dynamics, professional PlayStation 2
programmers must be licensed to obtain development tools, software, and support. These
licenses include the ability to obtain special PlayStation 2 machines, designed specifically to
facilitate software development, devices used for the analysis of software performance [27], and
access to software developer support networks. There are also a number of commercially
available software development kits and environments, as well as tools such as compilers for VU
source code optimization, which require PlayStation 2 Developer licenses to preview and
purchase [25].
For amateur software developers, including those looking to apply the Emotion Engine to
scientific and image processing applications, the release of the Linux kit was the first opportunity
to experiment with the PlayStation 2. The operating system itself is based on the Linux 2.2.1
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kernel, which is an older kernel, although it does provide all of the necessary facilities for
software development. Comparatively, the most current stable Linux kernel is version 2.6.4
[41]. The PS2-Linux operating system does include USB support for devices such as a keyboard
and mouse. The final release of PlayStation 2 Linux also included an older but usable version of
the GNU Compiler Collection, GCC 2.95.2. Comparatively, the most recent release of GCC is
version 3.4.0 [42].
The PS2-Linux kit also included a number of the tools and libraries similar to those
provided to professional software developers, such as basic Vector Unit software assemblers.
The most apparent difference between amateur software developers and professionals is that
professional PlayStation 2 developers also receive tools that allow them to program the
PlayStation 2 hardware directly, while amateur developers are confined to working under the
PS2 Linux operating system. The PS2 Linux kit also includes hardware documentation which
covers the hardware and instruction set architectures of the Emotion Engine and its peripheral
devices. Along with the operating system itself, the PlayStation 2 Linux kit included a 40 GB
hard drive, a 10/100 Mbps Ethernet adapter, a VGA display adapter for computer monitor
display, and a USB keyboard and mouse [39]. Besides those tools and applications that come
packaged with the kit, the PlayStation 2 Linux Community [25] is a very good source for
precompiled applications, developer discussions, and helpful information related to
programming under PlayStation 2 Linux.
3.3.2 Programming the EE Core
Of all of the devices in the Emotion Engine, the MIPS Core is the most easily
programmed. The EE Core is the only computational device in the Emotion Engine that may
access data directly from main memory via its load and store functions. It is also the only
Emotion Engine device that may be programmed in a high level language, making software
development for the EE Core very similar to writing programs for any other general purpose
machine. As a matter of preference, all of the EE Core programs written for this project were
written in the C programming language. The operating system came prepackaged with
compilers for other programming languages, such as C++ and FORTRAN, so writing simple
programs to be performed on the EE Core CPU are very similar to writing programs for any
other high level platform.
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The PlayStation 2 Linux kit also comes equipped with a number of free software
development libraries, which are especially helpful to programmers that are new to the platform.
These libraries include C functions that allow high level access to the DMA controller, special
memory mapping functions for peripheral devices, libraries specifically dealing with control of
the Vector Processing Units, and a high-level interface to common functions that utilize VUO in
macro mode. The pitfall of these libraries is that relevant documentation is extremely poor, and
programmers are often left to determine on their own how certain functions are meant to be used.
The efficiency of using some of these provided libraries is also questionable. A prime example
is the lack of data transfer efficiency produced by library that provides DMA functionality.
One important note in programming the EE Core is that the provided GCC compiler does
not optimize code for the Emotion Engine's 128-bit Multimedia Extensions or VUO macro mode
instructions on its own. So, if these particular instructions are required for use in speeding up a
given application, the programmer must include the appropriate assembly instructions in the
application. Fortunately, the GCC compiler includes an inline assembler, which provides
programmers with syntax to include assembly-level instructions in C programs. This tool is very
useful, as it is the only way to ensure the utilization ofMultimedia Extensions and macro mode
instructions in applications that are not fully coded in assembly language.
3.3.3 Programming the Vector Processing Units
While the EE Core can be programmed, for the most part, in high level programming
languages such as C, there is no high level compiler for the Vector Processing Units when
operating in micro mode. These devices must be programmed in a custom assembly language
and, specifically, in an assembly format that will utilize the 64-bit VLIW instruction format
specified for the Emotion Engine's Vector Processing Units. A VU assembler is included with
the PlayStation 2 Linux kit, but it processes assembly code formatted with two instructions per
line. Writing code that will be directly compiled by the VU assembler can be challenging and
requires a low level understanding of the device. It requires knowledge of which instruction slot
specific commands belong in, and often requires knowledge of the number ofCPU cycles certain
operations take to perform in order to avoid stall cycles or invalid data processing.
Fortunately, to facilitate VU software development, a source preprocessor and analysis
tool known as Vector Command Line (VCL) [43] is distributed by Sony and freely available.
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This preprocessor is extremely useful in both developing and analyzing code being developed for
the VU devices. VCL allows programmers to write a pseudo VU assembly that can be
automatically translated into valid VU assembly code that can then be compiled and uploaded to
the device. The pseudo assembly language compiled by VCL converts a more traditional linear
stream of instructions to the two instructions per line required by the VU assembler. VCL also
has a number of other built in tools to assist programmers. For instance, it allows for the use of
special functions that define global values and constants, and also provides tools for operations
such as loop unrolling [43].
Another advantage of using VCL is that it simplifies the instruction syntax required for
programming the VU devices. For instance, the basic VU assembly language has approximately
8 instructions for the addition of two floating-point vectors, depending on how the addition is
being performed and where the result is being placed. VCL allows the programmer to use a
basic 'add' instruction and, according to the context of the argument registers, will translate that
instruction to the proper VU addition instruction. VCL also allows for register naming, so that a
programmer does not need to refer to assembly language instruction operands by register names,
but rather by variable names used throughout the microprogram. So, instead of placing the result
of an operation in VF01 (vector floating-point register 01), the result can be placed in a named
register, referred to as
'Result' VCL handles all of the translation between operand names and
specific hardware register names when it preprocesses the source. This not only makes code
easier to write, but also easier to read and understand [43].
VCL is also the closest thing that an amateur programmer can obtain to a source
optimization tool for VU code. There are commercially available assemblers that optimize
source code for the VU devices but, once again, they are only available to licensed developers.
During its preprocessing phase, VCL performs register renaming and even some source
reorganization, in an attempt to produce VU assembly code that will execute efficiently. It also
provides an analysis of the precompiled program, inspecting elements such as conditional branch
instructions and removing unreachable code segments. VCL provides data dependency analysis
as well, which is used to identify instructions that may cause the VU device to stall during
operation [43]. Due to this wide range of advantages and added ease of software development,
all of the VU code developed for this project was developed using the VCL preprocessor.
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Once the VU code has been assembled, it still must be uploaded to VUO or VU1 for
execution. There are actually a number ofways to perform this task, but for this research all VU
code was compiled into binary files. At runtime, the C program running on the EE Core is
charged with uploading the compiled VU code to the target device. Generally, before the
program is uploaded, the EE Core must also open and reset the VU device using functions
provided by PlayStation 2 libraries provided with PS2 Linux (specifically the ps2vpu library).
The code itself can then be transferred to the target VU device using the DMA libraries
(specifically the ps2dma library), also provided with the PlayStation 2 Linux Operating system.
Once this code has been uploaded to the VU device, it may be started from the EE Core using the
'ps2vpu'
library functions as well [40].
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Chapter 4
Matrix Multiplication: Initial Experiment
Before any benchmarks of application performance could be performed on the
PlayStation 2, some experimentation was still necessary. With initial background information on
the hardware design of the Emotion Engine, a number of questions still remained that would
determine just how successful the Emotion Engine could be in the performance benchmarking
process. The issues that had to be analyzed included what modes of operation allowed the
Vector Processing Units to operate most efficiently for computational applications and how data
could be transferred most efficiently to these devices. This chapter walks through a sample
scientific application, matrix multiplication, which was used to analyze some of these factors
before and during the actual performance benchmarking of the Emotion Engine.
4.1 Problem Overview
The Multiplication of Two Matrices, A and B, is shown below.
Am
1A'I LX2
air
12r
*XY
Bu Bu
B2l B22
By, By
By
B,
By
*,
R,
Ry
R-,
Ry, R, Rxz
Where :
Ru =An-Bu+Au Bll+- + Air-Bri
R,n = A., 5,, + A,, 5,, H h A.Y BV1"12 -"-11 "12 ' J112
Or, as a general form:
R-NM ~ ANX ' DXM A-N2 ' >2M + 4-4 FtT ^NY UYM
The sum of products operation used to calculate the elements in the product
matrix, R, is known as a dot product. Each result element is calculated as
the dot product between a row of A and a column of B. Note that the width
of matrix A must be the same as the height of matrix B, and the height and
width of the result matrix are determined by the height of A and the width
of B respectively. Each of the matrices A, B, and R are referred to by
name throughout this chapter.
Matrix multiplication is an interesting and important problem in linear algebra because it
applies to a broad range of applications, such as matrix inversion and the solving of linear
35
systems. The applications ofmatrix multiplication are less important to this experiment than the
nature of the operation, though. Matrix multiplication was selected as the experimental
application for two reasons. First, it is comprised of relatively simple operations that can be
performed in parallel, namely the multiplication and addition operations found in its dot product
operations. Since this was essentially the first application developed for the Emotion Engine for
this project, the fact that the lower level operations were not complex made the transition to VU
programming easier.
Also, the multiplication of two large matrices requires that a significant amount of
memory be accessed in a manner that makes data transfer between devices difficult to minimize.
More specifically, the nature of matrix multiplication requires a large amount of data to be
streamed to the small VU data memory blocks for efficient calculation. If transfer rates should
be an issue of concern, this application would point them out. Thus, this application was seen as
ideal for analyzing different hardware configurations and data flow models on the Emotion
Engine. The actual process of matrix multiplication is briefly outlined at the beginning of this
section.
4.2 Dot ProductMatrix Multiplier
Due to advancements in techniques and tools available to PlayStation 2 Linux
developers, there are two separate incarnations of the matrix multiplication applications tests
outlined here. The first, referred to as the dot product matrix multiplier, focuses on the SIMD
processing of dot product elements to speed up matrix multiplication.
4.2.1 Algorithm Overview
The first set ofmatrix multiplication algorithms implemented focused on speeding up the
dot product calculations used to determine the value of each element in the product matrix, R.
The dot product operation lends itselfwell to vector operations, especially using the VU devices
and their multiply-accumulate functionality to perform four multiply and four addition
operations in one instruction. For simplicity, the multiplication algorithms implemented here
operate only on square matrices, which have the same height and width. This constraint does not
affect the performance of the machine at all, but rather it facilitated some aspects of
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implementation. Since this set of applications was purely for testing purposes, this constraint
was considered acceptable.
The most notable drawback to performing the dot product matrix multiplication is that
the second matrix in the multiplication (matrix B in the example) must be transposed for those
operations that focused on a SIMD speedup of dot products. Consider the fact that the Emotion
Engine and its peripheral devices can only load 128-bit data vectors that are in contiguous
memory. This implies that columns of the second matrix (the B matrix) must be in contiguous
memory to speed up dot product calculations through SIMD processing. The solution to this
requirement is to transpose the second matrix, thus altering the matrix multiplication algorithm to
perform dot products on rows of A and B, instead of rows of A and columns of B. The time
required to transpose matrix B was included in the timing analysis of all optimized dot product
matrix multipliers. For the standard CPU implementation matrix B was also transposed, but the
time required for the transpose operation was not included in the timing analysis.
4.2.2 Implementation Methodology
With an understanding of the basic structure of the dot product-based matrix multiplier,
the actual hardware configurations tested may be considered. In all, five different configurations
were used to test dot product-based matrix multiplication on PlayStation 2. These test
configurations include a standard C implementation, an implementation that utilizes VUO in
macro mode to speed up dot product calculations, and three different configurations utilizing the
Vector Processing Units in micro mode. Of these final three configurations, one used a single
VU device in micro mode, one tested both VU devices operating in parallel, and the final
configuration tested a theoretical peak performance using both VU devices operating in parallel
with no data transfer overhead.
For the sake of testing, each of these implementations can be used to multiply square
matrices of a specified size. The size of matrices tested in this experiment ranged from 8x8
elements for each operand matrix to a maximum of 2048x2048 elements.
4. 2. 2. 1 Standard Implementation
The standard implementation of dot product-based matrix multiplication represents the
simplest of all of the matrix multiplication configurations tested. No particular algorithm was
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used to speedup this standard C implementation, so it may be viewed as a brute force, baseline
implementation. It uses only the EE Core for processing with no SIMD operations, arid does not
take advantage of any of the available peripheral devices. The calculations performed in this
manner are very straightforward.
4.2.2.2 Macro Mode Coprocessor Implementation
The macro mode coprocessor implementation of the dot product-based matrix multiplier
was an extension of the standard implementation. This extension involved using Vector
Processing Unit 0 in macro mode to improve the efficiency of calculating floating-point dot
products. Again, since no peripheral devices were operating independently of the EE Core, no
internal data transfer was required. The SIMD multiply-accumulate commands included in the
macro mode VU instruction set were used to provide an efficient, smooth transition to vector
processing of the matrix multiplication. The goal was to reduce the number of serial operations
seen in the brute force calculation of dot products.
While the transition from a standard C implementation of matrix multiplication to one
with VUO macro mode assistance was straightforward, there are a couple of notes that should be
made. The first is that, as with all of the vector-based dot product multipliers here, the second
operand matrix must be transposed before multiplication. Additionally, each row in each
operand matrix must be aligned to a 16-byte (128-bit) address in memory. This requirement
exists because macro mode operation uses COP2 quadword load and store functions, and all 128-
bit load and store functions on the Emotion Engine require this alignment. The requirement is
easily achieved using the C
'memalign' function when allocating memory for matrices. For this
example, the alignment is not an issue, but a more robust multiplier implementation would have
to take care to zero-pad the rows ofmatrices containing dimensions not divisible by four in order
to maintain memory alignment between rows.
4.2.2.3 Single VUMicro Mode Implementation
The single VU micro mode implementation of the dot product-based matrix multiplier
was the first attempt aimed at using one of the Vector Processing Units as a stand-alone
processor in micro mode. For this task, VU1 was chosen as the target peripheral processor
because of the advantage it has over VUO in terms of data memory size (see section 3.2.2.4).
The execution of the matrix multiplier using this hardware configuration required two separate
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programs to be written, one being a C program to execute on the EE Core and handle data
streaming to and from the VU device, and the other being a VU kernel, written in assembly
language and running repeatedly on the VU device itself. For this implementation, once all data
was generated or created, the only EE Core responsibilities were to supply vectors of data to the
VU device, start the device, and wait for VU completion so that the dot product solution could be
read back.
In the single VU micro mode implementation, the EE Core is responsible for copying
each row of matrix A to VU1 data memory once. For each of these rows in matrix A, all of
matrix B is copied to VU1 one row at a time. The responsibility of the VU1 microprogram is
then to calculate the dot product between the two rows of data that have been uploaded to it.
This method has the added advantage of only requiring the EE Core to read a single floating
point number back from VU memory once the dot product calculation is completed. The VU
microprogram is very similar to the inner loop of the macro mode implementation of this
multiplier, relying on vector multiply-accumulate operations to speed up processing as much as
possible. A memory map of the VU data memory during this processing is shown in Table 4.1.
Table 4.1 Data Memory Map for Dot Product Calculation on VU1.
Address Name Description
0x0000 Parameters X: Length The number of elements in the dot product currently being calculated.
Y: Address A The address in VU Memory that the vector (row) from matrix A starts.
Z: Address B The address in VU Memory that the vector (row) from matrix B starts.
W: Address R The VU Memory address where the dot product result should be placed.
0x0001 Result The result of the dot product operation is placed in the 'X' element of
this quadword in memory.
0x0002 Vector A Data from matrix B is uploaded at this address. This vector has a
maximum length of 2044 floating-point elements (51 1 quadwords).
0x0201 Vector B Data from matrix B is uploaded at this address. This vector has a
maximum length of 2044 floating-point elements (511 quadwords).
0x0400 EOM End ofVU1 Data Memory.
There are a couple of notes that should be made about the memory map in Table 4. 1 .
First, the VU1 memory addresses listed are quadword addresses, referenced as they are used in
VU microcode. Thus, each address represents a vector of four floating-point numbers, referred
to as 'x', 'y', 'z', and
'w' in VU data memory. Also, note that while the addresses for the dot
product vectors and the result are static in memory, there are still data values in the parameter
quadword for these addresses. This is due to the fact that the VU microprogram was
implemented to be both flexible and usable on either Vector Processing Unit. By specifying
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these addresses as arguments, the EE Core microprogram can specify where specific elements
may be found in VU data memory, and stream data to and from the proper addresses
accordingly. This flexible implementation allowed the same VU microprogram to be used for all
of the dot productmatrix multiplication examples that utilized micro mode computations.
The other note that must be made about the memory map in Table 4.1, and all of the dot
product kernel implementations in this experiment, is that there is a maximum length for the
vectors or rows of data that may be placed in the VU data memory. In this case, since only VU1
is being used, that maximum length is 2044 elements. This does not mean that matrices of larger
dimensions cannot be multiplied though. The data streaming code operating on the EE Core is
aware of this length limitation. It is preprogrammed to upload partial rows for dot product
calculations, whose results are accumulated when the partial dot product result is recovered on
the EE Core.
4.2.2.4 Dual VUMicro Mode Implementation
The dual VU micro mode implementation of the dot product-based matrix multiplier was
the next in a logical progression of optimization methods being inspected. This method was
intended to utilize both micro mode VUO and micro mode VU1 in parallel. It required only
slight control algorithm modifications from the single VU micro mode model discussed above.
Table 4.2 Data Memory Map for Dual VU Dot Product Calculations.
Address Name Description
0x0000 Parameters X: Length The number of elements in the dot product currently being calculated.
Y: Address A The address in VU Memory that the vector (row) from matrix A starts.
Z: Address B The address in VU Memory that the vector (row) from matrix B starts.
W: Address R The VU Memory address where the dot product result should be placed.
0x0001 Result The result of the dot product operation is placed in the 'X' element of
this quadword in memory.
0x0002 Vector A Data from matrix B is uploaded at this address. This vector has a
maximum length of 508 floating-point elements (142 quadwords).
0x0081 Vector B Data from matrix B is uploaded at this address. This vector has a
maximum length of 508 floating-point elements (142 quadwords).
0x0100 EOM End ofVUO Data Memory.
0x0100
to
0x0400
Unused Unused VU1 Data Memory
For the dual VU multiplier implementation, the EE Core was once again relegated to
performing data streaming duties while the VU devices exclusively perform dot product
operations. In this implementation, each VU device performs the dot product operations
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associated with half of the rows in matrix A, so that the control program only needed to transmit
each of these rows to one device. To keep the overhead and complexity of the control program
reasonable, this parallel operation of the VU devices also called for a symmetrical operation of
the VU devices. In other words, it was important that the data memory segments on VUO and
VU1 were configured identically. This symmetrical operation the VU devices left a large
amount of VU1 data memory unused, though. The memory map that was used for both VU
devices in this implementation is shown in Table 4.2.
With slightly modified parameters in address 0x0000, provided by the EE Core
application, the VU microcode used for the dual VU micro mode implementation is identical to
that used for the single VU micro mode implementation. The most notable tradeoff in this
implementation is that 75% of the available VU1 data memory was left unused in the hopes that
a multiplier implementation using symmetrical VU devices can more efficiently utilize all of the
Emotion Engine hardware. The result is that the maximum vector length that can be handled for
each dot product calculation is reduced from 2044 elements in the previous implementation to
508 elements in this one. Again, support for matrices with larger dimensions is provided by the
data streaming code on the EE Core, but the number of extra partial dot product calculations on
larger dimension matrices is significant.
4.2.2.5 NullData Dual VU Implementation
The null data dual VU simulation implemented here was used to gauge the maximum
performance that could be expected out of the dot product-based matrix multiplier. This
implementation uses source code identical to that found in the dual VU implementation, with all
of the commands used to transfer data from the EE Core to the VU devices removed. Therefore,
the VU devices are left to compute dot products of the proper length on random data. Timing the
matrix multiplication in this way provides analysis of how long computation of the matrix
multiplication takes relative to the communication between the EE Core and its peripheral
devices. In other words, this implementation was used to measure the communication overhead
incurred when using micro mode VU devices to implement this matrix multiplication algorithm.
Depending on data values left in VU memory before this simulation is executed, the numbers
actually being computed in the null data simulation could be constant values of 0.0 or they could
be random data. Since all floating-point addition and multiplication operations take the same
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number of clock cycles in the VU devices, regardless of the values being used, this simulation is
considered valid.
4.2.3 Results andAnalysis
To analyze the performance and floating-point operational throughput of the dot product-
based matrix multiplier implementations, each was tested and timed multiplying randomly
generated square matrices ranging in size from 8x8 elements to 2048x2048 elements. These
timing results, obtained using standard C library functions, could then be used to calculate the
number of floating-point operations per second that each multiplier was able to obtain.
The metric of choice for analyzing the dot product-based matrix multiplier was MFLOPS
(million floating-point operations per second). For each matrix multiplication performed, the
number of floating-point operations was considered to be the number of floating-point addition
and multiplication operations required to obtain the result matrix. The formula used to determine
this number is:
Operations = 2D3
In the above equation, D is the height and width of the resulting square matrix. Then, to
determine the number ofMFLOPS performed, the following formula was used:
mfi np? - Operations/MtLura- /(1,000,000 *Time)
Again, in the above equation 'Time' is the time taken to perform the matrix multiplication with
the current configuration and matrix size.
One note that should be made is that, depending on GCC compiler options used to build
the EE Core code for various implementation models, performance could vary widely. For
consistency, the GCC compiler optimization
'-02'
was used to build the C code for each model.
Note that this was more beneficial to those configurations that performed some or all of the
needed calculations on the EE Core, but since that is one advantage of such a configuration, it
was considered fair.
The results for dot product-based matrix multiplication were a very helpful in
determining exactly how different Emotion Engine hardware configurations could affect
performance for this application. Table 4.3 gives a summary of the primary results obtained
from this experiment. Among the most intriguing of these results were the comparatively strong
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performance of the VUO macro mode implementation and, conversely, the unimpressive
performance of the two micro mode configurations. Upon initial inspection of average
performance over the entire set of matrix sizes tested, in fact, the VUO macro mode
implementation outperformed both the VU1 micro mode and dual VU micro mode
implementations. Initially it was predicted that this macro mode implementation might perform
slightly better than the single VU micro mode configuration, but it should have been thoroughly
outperformed by the dual VU implementation.
Table 4.3 Summary ofEmotion Engine Dot Product Matrix Multiplier Performance Results.
Configuration Average* Modified Average** Peak
Performance
(MFLOPS)
Speedup Performance
(MFLOPS)
Speedup Performance
(MFLOPS)
Speedup
Standard - 36.05 N/A 34.18 N/A 42.23 N/A
VUO Macro
Mode
116.32 3.21 115.94 3.39 165.91 4.09
VU1 Micro Mode 80.55 2.29 101.56 2.98 105.38 3.41
Dual VU Micro
Mode '-'<:':
107.46 3.06 139.44 4.09 144.36 4.57
Null DataDual
VUMode
360.83 10.46 528.88 15.64 607.09 19.93
* The average performance presents the average number of operations per second for each configuration multiplying square
matrices ofdimension 8, 16, 32, 64, 128,256,512,1024, and 2048. .
'
* * The modified average performance presents only jthe, results from largermatrices, which allowed formore accurate timingmeasurements. '.
This average represents results from matrices ofdimension 128 and greater. . -
In order to further analyze the anomaly presented by the micro mode results, Figure 4.1
was created. After observing this graph, the reason for the VUO macro mode configuration's
superior average performance is more apparent. The true advantage of this configuration was in
the multiplication of smaller matrices, which makes sense. The micro mode data streaming
implementation was configured to send a single row of data to each micro mode operational VU
at a time for dot product calculations. With smaller matrix dimensions, this was a highly
inefficient method. Therefore the VUO macro mode configuration, which does not require data
transfer to peripheral processors, performed more efficiently than micro mode VUO when
smaller matrices were multiplied.
To provide a different picture of the average performance of the different Emotion
Engine configurations, a second set of average performance numbers were calculated only for
the tests performed on matrices with dimensions of at least 128. The results of this modified
average calculation provided performance comparisons that more closely resembled the expected
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results. Note that, even with this modified average, the macro mode implementation had strong
performance scores. This is interesting largely because the macro mode configuration is by far
the easiest optimization to implement.
Dot Product Matrix Multiplier Performance
D Standard
a VUO Macro Mode
D VU1 Micro Mode
? Dual VU Micro Mode
16 32 64 128 256
Matrix Dimensions
512 1024 2048
Figure 4.1 Performance Results of Emotion Engine Implementations ofDot ProductMatrix Multiplier.
One promising aspect of the dot product-based set of multiplier implementations was
that, for significant data sizes, there was computational speedup seen over a standard C matrix
multiplication program with each optimization configuration. The peek speedup obtained over a
standard C implementation was the dimension 2048 matrix multiplication using the dual VU
micro mode configuration. At this point, a speedup of 4.57 was obtained. Unfortunately, this
was significantly slower than the null data experiment's speedup at this point, which was 19.93
(over 600 MFLOPS). Since the null data simulations were meant to provide a peak performance
reference, it is apparent that data communication between the EE Core and its peripheral VU
devices consumes a majority of the overall processing time.
Overall, the results of the single PlayStation 2 matrix multiplication tests provided solid
data to base later software implementation and data flow designs on. The primary conclusion
that could be drawn from the presented results is that the VU devices operating in micro mode
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were data starved. In the case of the VU1 micro mode implementation this seemed to be the
case, and when the data control application attempted to simultaneously stream data to two micro
mode VU devices, the data starvation was much more apparent. A couple of constructive
conclusions could be made as well, though. First, for applications operating on small amounts of
data, utilizing VUO in macro mode can be very advantageous. Second, when utilizing the VU
devices in micro mode, data memory utilization has a significant impact on performance.
Utilizing VU data memory more fully reduces the number of overall data transfers to the device,
and allows the VU to operate more efficiently and uninterrupted for longer periods of time.
Unfortunately, the purely numerical performance results obtained in the dot product
multiplier experiments were also rather disappointing. While the metric ofMFLOPS is a relative
term, largely tied to specific applications, a peak performance of 148 MFLOPS multiplying
matrices is probably not even comparable to most desktop computer processors today. Results
of this experiment revealed two improvements that would have to be made to the matrix
multiplier before greater performance could be achieved. First, if the micro mode VU devices
were going to be used, a more efficient method of data transfer would have to be found. Second,
a more data efficient algorithm for calculating matrix multiplications could be advantageous,
especially for the micro mode configurations.
4.3 BlockMatrixMultiplier
After the performance of the dot product-based matrix multiplier had been thoroughly
analyzed with performance results that could be categorized as satisfactory at best, a
determination had to be made as to whether the performance seen in this simple example was all
that the Emotion Engine could produce or whether there was a way that a higher level of
performance could be obtained. This resumed analysis of the matrix multiplication problem
focused on two specific areas of improvement. The first area of revision explored was the
algorithm itself. Perhaps a faster, more data efficient method of multiplying matrices on the
Emotion Engine could be found. The other issue this revision focused on was data transfer
methods. Each of these issues, along with the revised matrix multiplier implementations are
discussed below.
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4. 3. 1 Data Transfer Benchmarks
The first step taken to improve the efficiency of the Emotion Engine VU devices in micro
mode was to perform some benchmarks on methods of transferring data to the devices. The
hardware configurations that utilize VUO or VU1 in micro mode must operate on data in their
relatively small data memory blocks, so a method had to be devised for streaming data to these
devices. At the time that the initial dot product-based multiplier tests were performed, there
were two alternatives to explore. The first was to map the data memory of the VU devices being
used into main memory. Then, data could be loaded to the device using a C
'memcpy'
command. The second alternative available was to utilize the ps2dma library, which came
installed with PlayStation 2 Linux, to stream data to the VU devices using the DMA controller
over the main system bus [25], [40].
Table 4.4 Summary ofData Transfer Methods Efficiency Test.
TransferMethod Destination
Device
=
Data Transferred Time Elapsed Transfer Rate
%(mb/S) --m
Memory Map - Memory Copy VUO 381.469 0.682 559.34
VU1 381.469 0.682 559.34
-DMA Transfer Using p's2dma :
r Functions
VUO 381.469 8.929 42.72
VU1 381.469 9.002 42.38
DMA Transfer Using SPS2 VUO 381.469 0.684 557.70
^Control VU1 381.469 0.622 613.29
The method used to test the efficiency of the available data transfer operations was a
simple pair of communications benchmarks. A packet of 1000 floating-point numbers was
created and transferred 100,000 times each to VUO and VU1. The results of this test may be
seen in the first two entries of Table 4.4. The results of this simple experiment were quite
definitive. While data transfer to either VU device could be maintained at nearly 560 MB/s
using mapped memory, an average transfer rate of only approximately 42.5 MB/s was achieved
using the provided DMA libraries. The fact that the mapped memory method was more than a
factor of 13 faster than the DMA library made the choice for data transfer methods in the initial
experiment an easy one.
The relatively poor performance of DMA data transfer using the ps2dma library is tied to
how the DMA Controller of the PlayStation 2 operates. This device operates on data that has a
starting address aligned to a 16-byte address in physical memory and is contiguous in main
memory. In other words, the DMA controller does not understand virtual memory space or
46
virtual memory addresses. Function calls to the ps2dma library, on the other hand, do not
require proper data alignment, and allow any array to be passed for transfer. So, the ps2dma
library must handle overhead operations such as data alignment and possibly full replication of
the data into a segment of contiguous main memory. This preprocessing removes any possible
performance advantage of using the ps2dma library for data streaming to devices in the Emotion
Engine.
The need to preprocess data being transferred implies that the DMA Controller access
provided by the ps2dma library is more of a simulated type of access. The operating system
controls and oversees this simulated access, preventing normal users from performing operations
that would cause errors in the PS2 hardware. If users were allowed to perform these illegal
operations, they could cause the Linux operating system to become unstable and even crash. The
ps2dma library is a safe way to use the DMA Controller for data transfer. As the data transfer
benchmarks showed, this safe DMA Controller access comes at a huge cost to performance,
though.
Unfortunately, as the results of the dot product-based multiplier tests showed, data
communication using memory mapping was still a hindrance to the performance of the matrix
multiplication implementations. To improve on data streaming efficiency, another method of
data transfer was required. For this purpose, a free PS2 Linux kernel module and development
library known as SPS2 was obtained [44]. It is designed specifically to facilitate the
implementation of high performance applications under PlayStation 2 Linux by giving
programmers direct, unsupervised access to hardware devices on the PlayStation 2, such as the
DMA Controller
Unlike the safe device access provided by the ps2dma library functions, SPS2 allows the
user direct access to the DMA Controller and many other devices and registers on the
PlayStation 2. The goal of SPS2 is to provide an environment more closely resembling that
which professional developers use to program the PlayStation 2 hardware directly. When used
properly, this module can provide a performance advantage to the programmer. It also allows
users to perform operations that may crash the PlayStation 2 Linux operating system or make it
unstable. This is the greatest tradeoff ofusing SPS2 versus the provided libraries.
As can be seen in the final entry in Table 4.4, SPS2 provides the ability to transfer data to
VUO at approximately the same rate as the memory mapping method. Data can be DMA
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transferred to VU1 at a data of approximately 613 MB/s, which is just less than 10% faster than
that of the memory mapping method. But, there is actually another advantage to usinj the SPS2
DMA transfer method for data transfer to VU1 over the memory mapping method. This method
allows programmers to use the built-in double buffering of VU1 data memory, which requires
DMA transfer of data through the VU1 interface to the main bus to work correctly. The only
other drawback to using SPS2 DMA transfers is that the data packets being transferred must be
allocated in blocks of unswappable physical memory. So, while the speed and buffering
advantages exist for SPS2 DMA data transfer, there exists a drawback in that the number of
DMA packets that can be built ahead of time is restricted by the 32 MB of physical memory
contained in the PlayStation 2.
4.3.2 AIgorithm Revisions
To revise the matrix multiplication algorithms implemented previously, an entirely new
approach was devised. Instead of processing the dot products of full rows of the matrices being
multiplied, this new algorithm focused on processing blocks of data. Consider the following
matrix multiplication.
"
"Bu BnlJ(AuBn) + (Al2B2l) (AnBi2) + (Ai2B22y
32l B22\ [(A2lBu) + (A22B2l) (A2iBn) + (A22B22)_
If each of the elements in the A and B matrices were floating-point numbers, the result of
this equation would be a valid matrix multiplication. Consider, though, what the result would be
if each of the elements of the A and B matrices shown were square matrices of identical size
themselves (e.g. An is a 16x16 matrix). If each of the elements in A and B were 16x16 matrices,
the result in the equation would again be correct, only both the operand and result matrices
would actually have dimensions of 64x64 elements. This revised matrix multiplication
algorithm, referred to within as the block-oriented method, breaks each operand matrix into
blocks of smaller matrices, which can be multiplied and accumulated to obtain the result of the
overall matrix multiplication. For a more detailed discussion of block-oriented matrix
multiplication, refer to [45].
The block-oriented matrix multiplication method has several advantages over the dot
product-based matrix multiplication algorithm. First, the size of the blocks that each matrix is
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broken down into can be made static. With this static block size, the amount of data transferred
to the VU devices for micro mode processing would always be the same and, with a smart VU
datamemory layout, the programmer can always be sure VU memory is being efficiently utilized
in the microprogram. This also makes VU data processing more consistent, as the size of the
two matrices being multiplied has no effect on the VU microprogram whatsoever.
4.3.3 Implementation Methodology
In order to test the revised block-based matrix multiplier on the Emotion Engine, four
new test configurations were created. Each of these configurations had several aspects of
implementation in common. First, each implementation broke down the matrices being
multiplied into blocks of elements with dimensions that were multiples of four (e.g. 16x16 or
28x28), depending on several factors such as the amount of data memory available. Then, these
submatrices of elements were multiplied and accumulated by the VU devices, either in macro
mode or micro mode. This block multiplication was accomplished by further breaking down the
large blocks into 4x4 matrices that could be easily multiplied and accumulated by the VU
devices. Note that matrices with dimensions that were not divisible by the block size in use were
zero-padded during allocation, so the size of the matrices that may be used was not limited or
altered by the submatrix block size.
The first block-based matrix multiplication algorithm focuses on using VUO in macro
mode to perform submatrix multiplications. The second focuses on using VUO in micro mode to
perform multiplication and accumulation of submatrix blocks of 16x16 elements. The third
implementation uses this same 16x16 element block algorithm with both VU devices operating
in parallel. The submatrix block size for each of these implementations is limited by the amount
of data memory in VUO. Also, each of these micro mode implementations uses the older
memory mapping method for data transfer to the VU. Finally, the fourth implementation uses
VU1 in micro mode to multiply and accumulate submatrix blocks of 28x28 elements. In this
case, this submatrix block size was selected due to restrictions in VU1 data memory space. This
implementation uses SPS2 DMA data transfer and double buffering techniques on VU1 for data
transfer and latency hiding. Note that this final implementation appears to be similar to that
discussed in [7], where results reported performance in the range of 1 GFLOPS, although code
and significant documentation were not provided to support this data.
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4.3.3.1 VUO Micro Mode
The VUO macro mode implementation of the block-oriented matrix multiplier was again
the most straightforward optimized configuration. This multiplier operated on matrices that had
been allocated in blocks of 16x16 element submatrices and, as with all of the algorithms in this
section, further broke the blocks down into 4x4 element matrices for multiplication and
accumulation. The operation of this multiplier is, essentially, a recursive operation that
multiplies large matrices in terms of 16x16 element blocks, which are in turn multiplied in terms
of 4x4 element blocks. While this implementation was not overly complex, it did require
significantly more inline assembly coding than the dot product-based macro mode
implementation, although it is expected that there will be a significant performance advantage
over the previous macro mode implementation as well.
4. 3. 3. 2 VUO Micro Mode
The first micro mode implementation of the block-oriented matrix multiplication
algorithm focused on using VUO for block multiplication. The method of data transfer for this
implementation was the same memory mapping method used in the dot product-based matrix
multiplication implementations. The goal of this implementation was to determine what level of
performance gain could be achieved by replacing the algorithm being implemented, as opposed
to changing the algorithm and communication methods all at once.
Table 4.5 VUO Data Memory Map for Single VU Micro Mode Implementation of Block Matrix Multiplier.
Address Name Description
0x0000 Block A Block A is a 16x16 matrix of elements from Matrix A in the control
program.
0x0040 Block B Block B is a 16x16 matrix ofelements from Matrix B in the control
program.
0x0080 Block R Block R is a 16x16 matrix of elements being accumulated for the result
matrix in the control program. The block is cleared at program start when
the Clear parameter is set.
OxOOCO Unused Start This is the beginning of unused memory for this application.
OxOOFE Unused End This is the end of unused memory for this application.
OxOOFF Parameters W: Clear This parameter is set to
' 1 ' when the result matrix must be cleared. When
set to '0', the result matrix is not cleared and is used to accumulate block
multiplications.
Like the micro mode matrix multipliers discussed previously, the EE Core application in
this configuration was only responsible for streaming data to the VU device. Since data in this
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implementation was actually allocated and organized in 16x16 element blocks in main memory,
the control application was very similar to that used in the dot product-based implementation.
The main difference was that, instead of reading back a dot product result after each VU
execution, the data streamer was designed to read back a 16x16 block of elements only after a
full row of blocks in matrix A had been multiplied by a full column of blocks in matrix B. A
memory map ofVUO data memory, as it was utilized in this implementation, is shown in Table
3.1.
The reason for selecting a block size of 16x16 is more apparent when inspecting the VUO
data memory map provided. For this implementation, the VU data memory must be able to hold
three blocks of data for A, B, and the result R. The only other constraint on block size was that it
had to be a multiple of four, since the VU operates on four-element vectors. Since VUO only has
4kB of data memory, three blocks of 20x20 elements (approximately 4.7kB) would be too large
to fit in data memory. Also notice that a parameter was included to clear the result block when
necessary. This flag was required because, for matrices larger than the block size, the result
block has a value equal to the sum of several block matrix multiplications. This flag allows the
EE Core control program to specify when the accumulation of data in the result block starts and
stops (with the rows and columns of the operand matrix blocks).
One final note that should be made is that, for this implementation, two data transfers are
required for each block multiplication. The algorithm was implemented in this manner
intentionally, though. An implementation could be conceived that would require only one data
transfer to the VU per block multiplication (keeping another block in memory from the previous
multiplication), but this would require that the non-accumulated result data block be read back
after each block multiplication. These partial result blocks would then have to be accumulated
elsewhere. Since mapped data recovery from the VU devices is decidedly slower than uploading
data [40], and the EE Core was already busy with data streaming, it was determined that
performing the accumulation on the VU device was more efficient. This does require extra data
transfer to the device, but minimizes the number of times data must be recovered from the VU.
4.3.3.3 Dual VUMicro Mode
The dual VU micro mode implementation of the block matrix multiplier was nearly
identical to that discussed in the VUO micro mode implementation. In this processing
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configuration, each VU device used the same microprogram and associated memory map as the
previous implementation as well. The only changes required were modifications to the data
streaming code in the EE Core application. Code was added to constantly allow each VU device
to calculate and accumulate separate blocks of data that could be returned directly to the result
matrix. Again, mapping the data memory of each VU device was the data transfer method of
choice, as this was the final algorithmic enhancement for the block-oriented matrix
multiplication algorithm.
4.3.3.4 SPS2 VU1 Micro Mode
Table 4.6 VUO Data Memory Map for Single VU Micro Mode Implementation of Block Matrix Multiplier.
Section Address Name Description
Global
Data
0x0000 Parameters X: Clear This flag indicates to the microprogram that the result data block
should be cleared before multiplication begins.
0x0001 Block R Block R is a 28x28 matrix of elements being accumulated for the
result matrix in the control program. It exists globally and is
modified regardless ofwhich buffer is being processed.
Buffer 1 OxOOCS Block A Block A is a 28x28 matrix of elements from Matrix A in the control
program. This is space allocated for block A in data buffer 1 .
0x0189 Block B Block B is a 28x28 matrix of elements from Matrix B in the control
program. This is space allocated for block B in the data buffer 1 .
Buffer 2 0x024D Block A Block A is a 28x28 matrix of elements from Matrix A in the control
program. This is space allocated for block A in data buffer 2.
0x0311 Block B Block B is a 28x28 matrix of elements from Matrix B in the control
program. This is space allocated for block B in the data buffer 2.
Unused
Data
0x03D5 Unused Start This is the beginning of unused memory for this application.
0x03FF Unused End This is the end of unused memory for this application.
One final block-oriented matrix multiplier was implemented to test the advantages of an
improved data streaming method for this application. As was discussed previously, the SPS2
Linux kernel module and software development libraries allow Emotion Engine programmers
direct access to previously restricted Emotion Engine devices such as the DMA Controller. In
this implementation, VU1 was used to multiply and accumulate blocks of 28x28 elements for
matrix multiplication. Data was supplied to the peripheral processor by DMA transfer through
its interface to the main system bus. Furthermore, since processing only took place on VU1, the
VU data memory was configured in such a way that the streamed data could be double buffered.
This allowed communication latency to be further hidden by loading data into one section of
VU1 data memory while data from another section was being processed. A memory map of the
VU data memory layout used for this implementation is shown in Table 4.6.
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As in the previous block-oriented matrix multipliers that utilized the VU devices in micro
mode, the size of the data blocks processed here was limited by the size ofVU data memory. In
this case, the 16kB of data memory available to VU1 had to be able to hold five submatrices.
This data block allocation includes two submatrices in each input data buffer and a global
submatrix block for the accumulated result. Thus, the largest submatrix block size allowed by
this particular implementation was 28x28 elements.
Also, as in previous micro mode examples, the EE Core application used here handled
data transfer to and from VU1. One advantage of this implementation, though, was that this data
streaming did not present a heavy processing load on the Core CPU. Instead, a register in the
DMA Controller was loaded with the physical address of the next DMA packet to be transferred.
Then, to start the DMA transfer, a flag in a separate DMA Controller register was set. Since the
DMA Controller then handles all physical data transfer, the EE Core was left to perform other
operations. In this application, the EE Core program waited for the DMA transfer to finish, but
in an application where other work needed to be done, this freeing of the EE Core CPU could be
useful.
The main drawback to accessing the DMA Controller using SPS2, and to using SPS2 in
general, is that the programmer is responsible for managing the application at a much lower
level. For example, using SPS2 to access the DMA Controller, programmers must understand
how the DMA Controller works at a low level. This device is designed to transfer data from
physical memory addresses to devices on the main bus of the Emotion Engine. Without the
operating system to oversee access to the DMA Controller, the programmer must understand that
the DMA Controller does not work with OS-level concepts such as virtual memory. Instead, the
DMA Controller only works with data in contiguous physical memory. SPS2 provides the
mechanisms to allocate data blocks of unswappable physical memory, but the amount of data
that can be allocated in this way is limited by the amount of physical memory in the PlayStation
2 (32 MB) as well as any memory needed for other structures or processes.
It is possible to allocate data normally and then copy it to blocks of physical memory in
"real time" for SPS2 DMA data transfer, but this is very slow and inefficient. This is especially
true in terms of matrix multiplication, where data blocks are repeatedly used. Instead, this
implementation allocates both operand matrices in unswappable physical memory and,
furthermore, each submatrix block is allocated with unpacking instructions in place that will
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allow it to be transmitted to VU1 whenever it is needed. This limits the size ofmatrices that may
be multiplied, as the application requires that two square matrices (A and B) bevjn physical
memory at all times, but the algorithm is expected to be extremely fast.
4.3.4 Results andAnalysis
The performance results of the block-oriented matrix multiplication implementations
were much more impressive than those produced by the dot product-based tests. Among the
most impressive results was the ability of the SPS2-based micro mode implementation, which
used only one VU device, to achieve a peak performance of well over 1 GFLOPS. The results
obtained from this implementation, along with the complete set of block-oriented matrix
multipliers, are summarized in Table 4.7.
Table 4.7 Summary of Emotion Engine Block-Oriented Matrix Multiplier Performance Results.
Configuration 7 Average*, Modified Average** Peak
Performance.7
(MFLOPS)
Speedup 7 Performance '>
(MFLOPS)
Speedup
: *** -:1;
Performance
(MFLOPS)W
Speedup
, ***
VUO Macro
Mode
336.66 9.34 358.61 10.49 387.32 10.88
VUO Micro
Mode
429.03 12.15 537.67 15.78 558.14 16.81
DualVU Micro
Mode
546.74 15.59 743.79 21.81 792.11 23.37
SPS2 VU1 7V:
Micro Mode %
506.95 14.45 888.68 25.50 1125.87 33.23
*,.The average performance presents the average number of floating-point operations per second for each configuration multiplying square
matrices ofdimension 8, 1 6, 32, 64, 1 28, 256, 5 12, 1 024, and 2048 (except SPS2 implementation,which cannot handle dimension of 2048).
Themodified average performance presents only the results from largermatrices, which allowed formore accurate timing measurements; - -
This average represents resultsifrom matrices of dimension 128 and greater. ... ,
???., Speedup calculations are relative to standard C implementation results presented previously:
The primary observation that can be made from the above data is that the block-oriented
matrix multiplication algorithm is much more suited to the Emotion Engine hardware than the
dot product-based method. This is apparent in all four of the block-oriented implementation
methods and is supported by both floating-point operation throughput metrics and speedup
computations. As a matter of fact, all of the block-oriented micro mode implementations
produced performance that, on average, was approximately equivalent to or greater than that of
the ideal null data simulation performed with the dot product-based implementations. In terms
ofmodified average performance, which factors out small matrix multiplication tests, the peak
performance of both the block based dual VU micro mode and the SPS2-based VU1 micro mode
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implementations significantly outperformed the ideal null data simulation presented previously.
Figure 4.2 provides a more detailed summary of the performance results obtained in these tests.
The VUO macro mode implementation was the least efficient block-oriented matrix
multiplier, but the performance speedup obtained by incorporating specialized instructions into
the high level EE Core program was nonetheless impressive. More importantly, this macro
mode implementation once again proved that a significant speedup could be obtained over
applications on the Emotion Engine Core CPU without having to deal with complex issues such
as data transfer and device communications.
Block-Oriented Matrix Multiplier Performance
1200
16 32 64 128 256
Matrix Dimensions
512 1024 2048
Figure 4.2 Performance Results ofOptimized Block-Oriented Matrix Multiplier Implementations.
Both the single and dual VU micro mode implementations for the block-oriented matrix
multiplier were also impressive. Providing peak performance numbers of nearly 560 MFLOPS
for a single VU device and over 790 MFLOPS for the dual VU implementation, the results
provided by these two configurations proved that data transfer methods were not, in fact, the
only performance limiting factor in the previous set of examples. Rather, the dot product-based
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multiplication algorithm and its often inefficient usage of VU data memory was a significant
limiting factor as well. These block-based implementations, which greatly reduced the number
of data transfers to the VU devices and provided the devices with more data to be computed per
transfer provided performance even greater than that expected. Also, as was mentioned
previously, the dual VU block-oriented multiplier significantly outperformed even the ideal dot
product-basedmatrix multiplier.
The most important example of performance and experience gained through the various
matrix multiplier examples, though, was the SPS2-based implementation of the block-oriented
multiplier using VU1 in micro mode. This implementation, which focused on keeping a single
VU device constantly supplied with data for computation, actually outperformed a similar
implementation using both VU devices. The peak performance produced by the SPS2 VU1
micro mode multiplier was just over 1.1 GFLOPS of effective computation, and this was actually
a rather conservative computation. Consider the fact that all of the other block-based multiplier
implementations used blocks of 16x16, which is a power of 2, and divides evenly into all of the
graphed test cases (other than the 8x8 multiplication). But, since the SPS2 VU1 implementation
was based on a block size of 28x28, there were actually more computations performed, due to
zero-padded boundary matrices, than were considered in the performance metric. For example,
to compute the 1 024-dimension matrix multiplication, the SPS2 VU1 multiplier actually had to
multiply a pair of 1032x1032 element matrices.
While the submatrix block size of the SPS2 VU1 slightly hindered its reported results in
Figure 4.2, this larger block size did provide a computational advantage over the other block-
oriented implementations. Overall, a smaller number of total data transfers to the VU device
were required and more mathematical operations per data transfer were performed. This, along
with the fact that using SPS2 allowed double buffering of VU1 data memory to further hide the
latency of data transfer to VU1, was a key component of the rather impressive performance
produced by this multiplier. Even the SPS2 VU1 block-oriented multiplier was not without its
faults, though. The most notable drawback of this method was that it could not perform the full
set of test multiplications because of limitations in the amount ofRAM available.
Note that in Figure 4.2 there is no result reported for this configuration on the 2048-
dimension multiplication. This is partially due to the method of implementation and partially
due to a limitation of the PlayStation 2 itself. The since the SPS2 VU1 multiplier accesses the
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Emotion Engine DMA Controller directly, data packets that are to be transferred must be in
contiguous physical memory. The PlayStation 2 only has 32 MB of physical memory and, due
to the operating system and other processes running in the system, not all of this can be allocated
for an application such as the matrix multiplier. Thus, without implementing swapping
functionality, the size of the data that may be operated on in this multiplier was limited.
Also note that the SPS2 VU1 micro mode implementation provides especially poor
performance when small matrices are multiplied. This is partially a function of the large
submatrix size used in the SPS2 block-oriented multiplier, which makes it less efficient to
multiply small matrices (e.g. a 28x28 matrix multiplication is required to multiply two 8x8
matrices). Also, with smaller matrix multiplications, result submatrices must be recovered from
VU1 more frequently, limiting the advantage of double buffering input blocks to the processor.
SPS2 VU1 Block Oriented Matrix Multiplier Performance
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Figure 4.3 Performance Analysis of SPS2 VU1 Block Matrix Multiplier.
As was noted earlier a single-VU, 1-GFLOP matrix multiplier had been discussed
previously (although not fully detailed) in [7]. In this brief discussion, the project lead mentions
that once DMA functionality and a maximum block size were implemented, the only factor that
limited their matrix multiplier to a speed of 1 GFLOPS was the VU code itself. This brings up
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questions of data recovery methods though, which were not mentioned in that report. More
specifically, the limiting factor in the 1 GFLOP multiplier presented here was the recovery of
data from VU1. While efficient DMA data transfer was used to upload data to the VU device,
the device itself could not initiate a transfer to send the data back. In this implementation, the
solution for this problem was to map VU memory (as in the other implementations) and
manually copy the result data back to main memory. The recovery of data from VU1 could not
be performed during processing regardless of the data transfer method, so this solution was
acceptable for this implementation.
For reference and benchmarking purposes, a more complete analysis of the SPS2 VU1
block-oriented matrix multiplier is shown in Figure 4.3. As is shown in this figure, the SPS2 VU
method was increasingly efficient with larger data sizes. It produced a peak performance of
1.175 GFLOPS and an average performance of 1.073 GFLOPS multiplying matrices ranging in
dimension from 28x28 to 1400x1400 elements. Note that the performance of this multiplier
actually begins to decline for the largest sets of matrices tested. This trend is very much related
to the way that the SPS2 block-oriented multiplier was implemented. Since both A and B
matrices are allocated in unswappable physical memory, less memory is available for other data
elements in the application as well as any other processes executing on the machine. This means
that the portions of main memory that may still be swapped in and out must be used at a much
higher rate, thus negatively affecting the overall performance of the multiplier.
4.4 Conclusions
The most important experience obtained from the set of test experiments presented here
was the opportunity to craft and analyze a software design approach for the Emotion Engine.
Through repeated tests on various hardware configurations, a number of notes were made as to
how an application should be developed for this platform, how data should be organized for that
application, and common mistakes that can and will hamper the performance of applications in
this environment. The experience ofworking with a single problem, matrix multiplication, by no
means allowed for experience with all of the intricate performance issues that might be relevant
to other applications, but it provided a solid introduction to programming the PlayStation 2
Emotion Engine.
58
The first important lesson learned from the matrix multiplication experiments is that
applications on the Emotion Engine must be developed with hardware configuration and data
organization in mind. This means that, in most cases, software must be developed from the
bottom up. In some cases, this may mean selecting a VU configuration ahead of time and, if
micro mode is being used, development of the VU microprogram before the high level
application is implemented. In other cases, this bottom-up design may mean allocating memory
structures in such a way that they are aligned properly for macro mode and Multimedia
Extensions, or in a manner that will allow for efficient data streaming to a micro mode VU.
The second lesson learned from the matrix multiplication experiments, along with some
other introductory work, is that it is inefficient and impractical to attempt to optimize
applications or algorithms for the Emotion Engine by obtaining and modifying source code.
This is tied to the first lesson in that a bottom-up design generally produces a cleaner, more
efficient PlayStation 2 application. Attempting to modify and optimize an existing program
generally requires working with inefficiently arranged structures and data (for the EE devices)
and does not lend itself to efficient computation on the Emotion Engine.
Not surprisingly, the overall results of the matrix multiplication experiments suggest that
the most efficient configuration of the Emotion Engine hardware uses a device collaboration
model similar to those for which the Emotion Engine was designed (see section 3.2.4). This
configuration utilizes VU1 in micro mode, accepting and processing streams of data, while VUO
works in macro mode to assist the EE Core with various functions. The main difference here,
however, is that the EE Core must recover the data processed by VU1. In video game
applications, the data processed or generated by VU1 is passed on to the Graphics Synthesizer
for display. This limiting factor notwithstanding, the matrix multiplication examples provided
plenty of information that may be used for the implementation of efficient image processing and
scientific application benchmarks.
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Chapter 5
Emotion Engine PerformanceAnalysis
The matrix multiplication experiments performed on the PlayStation 2 provided proof
that using the Emotion Engine's Vector Processing Units can enhance the performance of at least
one application. While the Emotion Engine's performance enhancement ofmatrix multiplication
appeared to be impressive when compared to the 300 MHz EE Core CPU, little was done to
quantify the final algorithm performance relative to other common cluster computing nodes.
This comparison to other computing nodes is essential to making a determination ofwhether or
not the PlayStation 2 provides a viable alternative platform for cluster computing. This section
seeks to further analyze the scientific application and image processing performance of the
PlayStation 2 relative to a pair ofmore traditional cluster computing nodes.
5. / BenchmarkApplication Selection
In order to analyze the performance of the Emotion Engine, several process or workloads
representative of common scientific application and image processing problems must be
selected. Initially, the goal of evaluating the performance characteristics of the Emotion Engine
for scientific and image processing applications appears to be a straightforward task. The fact
that these fields are so broad and their applications so diverse makes finding a representative
workload extremely difficult, though.
On the topic of workload selection for performance evaluation, [2] presents several
alternatives for the types of applications and problems that may be selected. The category of
workloads that is most applicable to the performance evaluation of the Emotion Engine is
referred to as kernel processes. Kernel processes are well defined parts of real, complete
applications. In parallel computing, kernel workloads often represent sections of algorithms that,
for practical or performance purposes, would not be further distributed across several processors.
Complete applications are often comprised of several kernel processes. In many cases one of
these processes can be complex enough to consume a majority of a complete application's total
processing time.
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The key property of kernel workloads is that their performance characteristics, such as
computational throughput and communication to computation ratio, can be easily understood and
analyzed. If information relating to kernel process performance can be easily gathered and
analyzed, evaluation can also provide some indication of how complete applications that rely on
these kernel processes might perform. The applications used for performance evaluation in this
chapter, while not representative of all image processing or scientific applications, can generally
be characterized as kernel processes. In other words, they provide functionality that might be
representative of components in more complex parallel processing workloads. By analyzing the
performance of these kernel processes on the Emotion Engine, some estimation of the
performance ofmore complex workloads on this platform can also be made.
5.2 Benchmark ComparisonMachines
Much like the kernel processes chosen for use in this performance analysis, the machines
used to provide a basis of performance comparison for the PlayStation 2 are not representative of
all cluster computing nodes in use today. Rather, they are intended to provide two important
bases for PlayStation 2 performance comparison. The first machine selected is a general-purpose
processing workstation that may be obtained for a price similar to that of the PlayStation 2 and
Linux for PlayStation 2 package. The second is a more expensive platform that represents high
performance cluster computing nodes in use today.
The first machine used to provide a performance comparison to the PlayStation 2 runs on
an Intel Pentium 3 processor with a clock rate of 1 GHz, 256 MB of RAM, and a 256kB cache.
For the purposes of benchmarking and performance analysis, this node is intended to provide a
reference for common commodity cluster computing nodes in use today. It is not based on a top-
of-the-line processor, but the Pentium 3 is representative of a workstation that may be obtained
or constructed at a price slightly greater than, but comparable to, that of a PlayStation 2
computing node. For discussion purposes, this platform could be built or obtained today for
$350 to $500. The performance comparison between the Emotion Engine and Pentium 3
machines is very important to the determination ofwhether or not the PlayStation 2 provides an
effective alternative for commodity cluster computing nodes.
If the Pentium 3 machine actually provides significantly better performance than the
PlayStation 2 on scientific and image processing applications, some of the perceived benefits for
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using the PlayStation 2 as a cluster computing node are negated. That is, if a system may be
obtained for a price comparable to that of PlayStation 2 and provides a higher level of
performance, then the presumed cost and speed advantages of using the Emotion Fingine for
cluster computing are no longer valid arguments. In such a case, it would be preferable, and
possibly more efficient in terms of time required for application development, to use the general-
purpose computing node. If the PlayStation 2 shows the ability for significant performance
improvement over the Pentium 3 machine, on the other hand, the argument that the Emotion
Engine can provide a high speed, cost-effective computing node remains strong.
The second machine used to provide a benchmark application comparison for the
Emotion Engine is a more performance-oriented machine. It is equipped with an Intel Xeon
processor operating at a clock rate of 2.66 GHz, 2 GB of RAM, and a 512kB cache. The Xeon
machine is included in this benchmark performance analysis to provide a high-end reference for
the performance of more advanced processing platforms. This machine is representative of
many high performance cluster computing nodes in use today. Besides performance capabilities,
the Xeon is set apart from commodity cluster computing nodes by the total cost of the system
which may range from $1500 to $2000 per node.
The Xeon machine is much more expensive than both the PlayStation 2 and the Pentium
3 platforms, but should provide significant performance advantages for the difference in cost.
The optimized Emotion Engine applications developed for benchmarking are not expected to
outperform a Xeon machine, but the performance comparison is important nonetheless. Since
cluster computers consist of two or more nodes, it could be the case that using more expensive
nodes in smaller quantities provides greater overall cluster performance than purchasing many
inexpensive commodity nodes. Thus, if the more expensive Xeon-based machine provides
performance that is orders of magnitude better than the Emotion Engine, the idea that a
PlayStation 2 cluster might provide performance comparable to more expensive parallel
machines would again be negated.
All of the benchmark applications tested on the Xeon and Pentium 3 machines were
written in C. The Pentium 3 machine ran on the Red Hat Linux 7.2 operating system and source
code was built using GCC with -02 compiler optimizations. The Xeon machine ran the Gentoo
Linux operating system. This machine was tested twice for each application developed. The
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first test used GCC with the same optimizations used on the Pentium 3 platform. The second test
used the Intel C Compiler (ICC) with optimizations specific to the Intel Xeon processor.
5.3 MatrixMultiplication
The first benchmark application tested on the selected computing platforms was the
matrix multiplication algorithm (see section 4.1). This was intended to assist in the
characterization of each platform for scientific applications.
5. 3. 1 Implementation Details
The C implementation of matrix multiplication used to test both Intel platforms was
identical the standard C implementation ofmatrix multiplication discussed in section 4.2.2.1 and
used for comparison throughout Chapter 4. The multiplier implementation itself is fairly
straightforward and the timing analysis presented includes only the time spent computing the
result matrix. Therefore, the time required to generate and organize the input matrices is not
considered in this matrix multiplication performance analysis. Two Emotion Engine multiplier
results are included for comparison. The first is a block-oriented matrix multiplication computed
using VUO in macro mode. The other Emotion Engine optimized implementation used for
comparison here is the block-oriented, SPS2-based VU1 matrix multiplier discussed in section
4.3.3.4. As with the standard C implementation, the time required for matrix generation is not
considered in the timing analysis of these algorithms.
5.3.2 Test Results
Results generated by performing several matrix multiplication timing tests on each
computing platform are summarized in Figure 5.1. The performance of matrix multiplication on
each platform is presented in terms of million floating-point operations per second (MFLOPS).
Note that, along with results from the Xeon, Pentium 3, and optimized Emotion Engine
implementations, the baseline results from the EE Core CPU are plotted as well.
One of the most interesting aspects of the matrix multiplication performance results
involves the large variance in performance on the Xeon machine, depending on which C
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compiler was used. Initially, only a GCC compiled version of each application was going to be
collected and tested on the Xeon platform. The poor performance of the GCC-compiled matrix
multiplier on the Xeon platform caused some concern, though, as it was thoroughly
outperformed by the Emotion Engine version in several tests and, in some cases, was even
outperformed by the Pentium 3 machine. By recompiling the matrix multiplication algorithm
with ICC, which has the ability to optimize code to take advantage of Intel's Streaming SIMD
Extensions, the Xeon was able to produce the strong performance numbers expected of it.
Interestingly enough, a similar effort to optimize Pentium 3 performance using ICC produced no
performance enhancement whatsoever.
Matrix Multiplication Performance
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Figure 5.1 Matrix Multiplication Performance and Benchmarking Results.
The performance results presented in Figure 5.1 also show that both optimized Emotion
Engine multipliers made a strong showing against the faster, more expensive machines. The
method used for the Emotion Engine micro mode implementation, as discussed previously,
prevented it from performing well on smaller sized matrices. Smaller matrices require more
frequent submatrix block recovery from VU1, limiting the effectiveness of double buffering, and
hampering the performance of the multiplier in general. The Emotion Engine macro mode
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implementation, on the other hand, provided consistent performance throughout the
benchmarking process. In fact, the Emotion Engine macro mode implementation wasTaster than
both the Pentium 3 and Xeon GCC matrix multiplications on each of the benchmarking tests
performed.
The SPS2 VU1 micro mode matrix multiplier, which provided peak Emotion Engine
performance in previous experiments, performed well against the Pentium 3 machine. On
average over all of the matrix multiplication tests performed, the SPS2 micro mode
implementation was approximately 4.6 times faster than the Pentium 3, with a peak speedup of
10.8. Since the SPS2 micro mode implementation was designed for large matrix multiplication,
it is also worth mentioning that the average speedup over the Pentium 3 increased to 7.5 when
multiplying matrices with dimension greater than or equal to 128. The Emotion Engine macro
mode version of the matrix multiplier was approximately 2.5 times faster than the Pentium 3 on
average, with a peak speedup of approximately 3.5.
Depending on which compiler was used for the Xeon machine, the Emotion Engine
matrix multipliers either outperformed the 2.66 GHz workstation or performed competitively
against the more powerful platform. Since the ICC-compiled matrix multiplier is more
representative of the Xeon machine's processing capabilities, it will be used for comparison here.
With the exception of the two largest matrix multiplications performed, the ICC Xeon multiplier
was consistently faster than both Emotion Engine implementations. Its average speedup over the
SPS2 micro mode multiplier is approximately 4.7, although when multiplications of dimension
128 and higher are considered, this speedup drops considerably to only 1.1. In the case of
1024x1024 matrix multiplication, the Emotion Engine micro mode implementation is actually
1.27 times faster than the ICC-compiled Xeon multiplication.
5.4 BLAS Level 1 Subroutines
In order to further analyze the scientific application processing performance of the
Emotion Engine, a pair of low-level algorithms from the group of Basic Linear Algebra
Subprograms (BLAS) was implemented. The BLAS consist of programs or algorithms that act
as building blocks for many scientific applications that deal with vectors and matrices [11]. The
algorithms included in the BLAS are separated into three groups, or levels, based on the type of
data used. Level 1 BLAS programs process vector-vector operations, while Level 2 BLAS
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process matrix-vector operations, and Level 3 BLAS process matrix-matrix operations. Many
linear algebra applications such as Linpack are based, at some level, on BLAS functionality [11].
Two BLAS Level 1 algorithms known as SAXPY (single-precision constant times a
vector plus a second vector) and SDOT (single-precision dot product) were developed to assist in
the benchmarking of the Emotion Engine. The selection of these algorithms was partially
motivated by the poor performance of the Emotion Engine during the development of the initial
optimized dot product-based matrix multiplier (see section 4.2.3). This benchmark would allow
for further inspection into what inhibited the Emotion Engine's dot product performance. It
would also help to determine if the Emotion Engine simply could not process dot product-type
operations efficiently or if the problem with the dot product-based matrix multiplier was based
more on poor VU utilization, as theorized previously.
The performance analysis of building-block functions that may be used for high level
scientific applications is another motivation for this examination. If applications such as those
included in Linpack are based on the BLAS, then it seems likely that the performance of these
functions would directly impact the performance of the PlayStation 2 relative to other machines
in scientific applications processing.
5.4.1 Algorithm Descriptions
The BLAS Level 1 algorithm referred to as SAXPY operates on two vectors. Each
element in the first vector, X, is multiplied by a constant, A. The product is then added to a
corresponding element in the second vector Y. Thus, performing the SAXPY operation on two
vectors of length N will generate a result vector of length N as well. A general equation for this
function is given below.
Yi=aXi + Yl
The second BLAS Level 1 algorithm implemented for this timing analysis was discussed
previously, along with the introduction ofmatrix multiplication. The dot product of two vectors
is calculated by adding the product of corresponding elements in each vector. Unlike SAXPY,
the SDOT algorithm does not generate a vector of results. Rather the result is a single value.
The general equation for a vector dot product is given below.
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5.4.2 Implementation Details
The SAXPY and SDOT algorithms developed for these benchmark timing tests were
fairly straightforward. Both the standard C and optimized Emotion Engine implementations
generated two random vectors of specified length and consisting of floating-point numbers
between 100.0 and -100.0. In the case of SAXPY, a separate random floating-point number was
generated for the multiplication constant. The standard C implementation then iterated through
these vectors performing the required operations.
Two optimized Emotion Engine versions of both SAXPY and SDOT were developed.
The first was a VUO macro mode implementation, nearly identical to the standard C
implementation, but using the inline floating-point vector processing functionality to perform
either the SAXPY or SDOT algorithm. The second implementation for each algorithm was a
double-buffered, SPS2 micro mode implementation of each algorithm on VU1. The micro mode
implementation organized the randomly generated vectors into packets in main memory for
efficient transfer to the VU device. Each micro mode example uses mapped memory for the
recovery of result data.
5.4.3 Results
Tests performed on the BLAS Level 1 subroutines included AXPY and dot product
calculations on vectors ranging in size from 100 elements to 1,000,000 elements. The results of
these tests, summarized in Figure 5.2, are presented in terms of MFLOPS. As intended, the
benchmarks performed on the SAXPY and SDOT subroutines exposed some weaknesses of the
Emotion Engine in comparison to the Intel computing platforms. These weaknesses were most
apparent in the SAXPY experiment, where the frequency of data transfer to and from VU1
severely handicapped the double buffered Emotion Engine micro mode implementation.
In comparison to the Pentium 3 platform, the Emotion Engine BLAS Level 1 subroutines
provided mixed results. Using the SAXPY benchmark, the Pentium 3 provided average
performance approximately 2.6 times faster than the Emotion Engine macro mode
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implementation and a surprising average of 4.1 times faster than the Emotion Engine micro
mode implementation. These results could imply that the amount of memory available to the
Pentium 3 processor, along with its cache structure, worked to its advantage. The performance
deficiencies of the PlayStation 2 appeared to be a direct result of poor memory read/write
throughput in the Emotion Engine, as each SAXPY operation requires at least two reads from
memory and one write to memory. Furthermore, the Emotion Engine's VU1 micro mode
implementation could not take full advantage of its double buffering capabilities. This was a
result of the amount of output data produced by SAXPY, which subsequently required frequent
data transmission from VU1 back to main memory.
BLAS Level 1 Performance Results
300 D EE Core
P3 1 GHz
D EE Micro Mode
B EE Core Macro Mode
a Dual Xeon GCC
DDual Xeon ICC
SAXPY -AVG SDOT-AVG SAXPY- MAX SDOT -MAX SAXPY -MIN SDOT -MIN
Algoritm
Figure 5.2 Benchmark Performance Summary for Single-Precision AXPY and Dot Product Functions.
The Emotion Engine SDOT algorithm performance, on the other hand, was consistently
faster than that of the Pentium 3 machine. The Emotion Engine macro mode implementation
provided performance that, on average was approximately 1 .5 times faster than the Pentium 3
with a maximum speedup of approximately 2.6. The Emotion Engine micro mode
implementation, while slower than its macro mode counterpart, also provided an average
speedup of 1.15 over the Pentium 3 SDOT algorithm, with a maximum performance advantage
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of 2. 1 6. While the amount of data that had to be read for SDOT was identical to that of SAXPY,
output requirements were less stringent, requiring only one floating-point number to be
accumulated as a result. This minimal output data characteristic accounts for the Emotion
Engine's improved performance on the SDOT algorithm. This also implies that the Emotion
Engine's ability to write data to memory is what hindered it in the SAXPY performance tests.
With performance results that were comparable to the 1 GHz Pentium 3 machine, the
PlayStation 2 was severely outperformed by the Xeon machine on both BLAS Level 1 tests. For
SAXPY, the ICC-compiled Xeon version provided performance an average of 17.1 times faster
than the Emotion Engine micro mode implementation and 11.5 times faster then the Emotion
Engine macro mode implementation. For SDOT, the Xeon ICC implementation was
approximately 5.4 times faster than the Emotion Engine micro mode implementation on average
and 3.6 times faster than the Emotion Engine macro mode implementation. Again, this
performance is at least partially due to the advantages of an advanced cache and memory
hierarchy in the Xeon machine.
One saving grace for the Emotion Engine, in terms of these low-level functions, is the
additional features it can provide if applications like the BLAS Level 1 subroutines are needed
for higher level problems. Unlike the general purpose processing platforms, the Emotion Engine
could perform combinations of operations like SAXPY and SDOT simultaneously using its
various hardware components, with little drop-off in individual algorithm performance. So,
while individual low-level algorithm performance is somewhat lacking in the PlayStation, it does
provide some hope for competitive performance in processing complete applications.
5. 5 Image ProcessingApplications
The performance evaluation of the Emotion Engine was intended to focus on image
processing applications as well as scientific applications. With some basic scientific applications
covered in the form of matrix multiplication, and BLAS building blocks, the focus can now be
shifted to a small set of image processing applications. Like scientific application benchmarks,
there is no small set of image processing tests that can be labeled as representative of all image
processing applications. Therefore, the algorithms selected for this performance analysis are
more purpose-driven.
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Each of the image processing applications analyzed here applies masks or filters to
grayscale images. Image filtering can be used for a wide range of applications, although specific
applications are less important to this performance analysis than the computation of the
algorithms themselves. Image filtering and masking operations often lend themselves well to
vector processing. The first image processing algorithm selected for testing here is an ordered
halftone dithering operation, used to convert grayscale images to bitonal (black and white)
images. Its purpose is to provide a performance test case for the EE Core CPU's Multimedia
Extensions. The final two image processing applications tested analyze the ability of the
Emotion Engine to process image pixels based on image filter masks. These applications, which
include a Laplacian image enhancement filter and Sobel edge detector, are used as examples of
image processing algorithms that may be implemented on the Emotion Engine's Vector
Processing Units.
5.5.7 Algorithm Overview
For reference purposes a brief discussion of the image processing algorithms developed
for this final section of the Emotion Engine performance analysis are provided below.
5.5.1.1 OrderedHalftone Dithering
"Halftoning is the production of a continuous tone image on a device that supports few
color levels, such as a printer [9]." The simplest digital halftoning methods involve the use of a
single threshold value for image quantization. Quantization, as it relates to image halftoning, is
the reduction of image pixels from their original length, commonly eight bits, to a length of one
bit per pixel. When a global threshold is applied to an image for halftone quantization, each
output pixel is set to 0 or 1 based on the following criteria.
Pixel0UT = 0 if Pixelm < Threshold
Pixel0UT - 1 if Pixelm > Threshold
Ordered halftone dithering is based very much on the same concept as threshold
quantization. Dithering is defined as the addition of a small amount of noise to an image before
quantization [14]. This addition of noise makes the halftoned image more pleasing to the eye
and more representative of the continuous tone image from which it was generated. In ordered
halftone dithering, a dithering mask is used to introduce noise into the quantization process. This
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mask is generally represented as a two-dimensional matrix of varying threshold values. As the
threshold mask is shifted across an image each pixel in the image is compared with one value
from the dithering mask. The actual threshold operation used in ordered dithering is the same as
that described above. The only operational difference is that the threshold value varies
depending on which dithering mask element each particular pixel is aligned with.
The topic of ordered halftone dithering and mask selection or generation is a fairly in
depth one. The algorithm implemented here uses a 4x8 clustered dot halftone mask, discussed
more fully in [9].
5.5.1.2 Image Filtering Masks
For image enhancement purposes a mask, or filter, is a two dimensional array of values
or coefficients which determine the nature of the operation being performed on an image. Such
masks are used to process image pixels based on a current pixel value, the coefficients of the
mask itself, and the value of pixels surrounding the current pixel. Both the Laplacian and Sobel
operators discussed here use 3x3 coefficient filter masks. A sample of such a mask is shown in
Figure 5.3.
X(-1.-1) X(-1,0) X(-1,1)
X(0,-1) X(0,0) X(0,1)
X(1,-1) Xfl.O) X(1,1)
Figure 5.3 Sample 3x3 Image Processing Mask or Filter.
The application of a spatial domain filter, like the one shown in Figure 5.3, is often
dependent on the operation being performed. Generally the origin or center value of the filter,
X(0,0) in this case, is placed on the pixel currently being processed. The current pixel and each
of its adjoining neighbors are then multiplied by the mask coefficient with which they are
currently aligned. The nine multiplication products are added together to produce a new value
for the pixel currently oriented at the center of the mask. To fully perform the filtering
operation, the mask must be applied to every pixel in an image. A formula for filter mask
application is given below.
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X(~l,-l)P(i - 1, j - 1) +X(-\,0)P(i - 1, j) 4-X(-l,Y)P(i - 1, j + 1) +
'W 0', y) = ^(0-1)^(1, y - 1) + *(0,0)/>(/,y) + Z(0,i)P(/, y + 1) + .
*(i,-i)/C + 1, y - 1) + *(i,o)/>(i + 1, y) + x(\,\)P{i + 1, y + 1)
Using the basic operational defined above, a wide range of image processing functions
can be implemented simply by altering the image mask coefficients. The first filter used for
performance testing purposes in this evaluation is a Laplacian filter. Laplacian filters are often
used to sharpen images for applications including edge detection and image segmentation [35].
The filter coefficients used to implement this Laplacian image enhancement are shown in Figure
5.4(a). Based on these filter coefficients, it should be apparent that the intensity of an image
pixel with a value greater than those pixels surrounding it with be further increased through the
application the Laplacian filter. In this way, well defined features of an image can be sharpened
or enhanced.
-1 -1 -1 -1 -2 -1 -1 0 1
-1 8 -1 0 0 0 -2 0 2
-1 -1 -1 1 2 1 -1 0 1
(a) (b) (c)
Figure 5.4 Filter Coefficients for (a) Laplacian Image Enhancement, (b) Horizontal Sobel Operators, and (c)
Vertical Sobel Operators.
A variant of basic filter applications is the combination of several filters to perform a
single overall processing function. Sobel filters, which are also used for edge detection and
image segmentation, are an example of an image processing application which requires two filter
operations per image pixel. Two filters used to implement the Sobel edge detector are shown in
Figure 5.4 (b) and (c). These filters find horizontal and vertical edges respectively and, when
applied to the same image, can be used to find edges or distinct image features regardless of their
angle of orientation. Performing a full Sobel filtering operation requires that each pixel be
computed with the vertical and horizontal Sobel operators. The absolute value of each filter
72
output is calculated, and the two positive pixel intensity values are added together to produce the
output pixel value.
5.5.2 Implementation Details
The standard C versions of the ordered halftone dithering, Laplacian image enhancement,
and Sobel filtering algorithms were all implemented to be both simple and flexible. The size and
threshold values used in halftone dithering mask are configurable, while the masks coefficients
applied to the Laplacian and Sobel algorithm implementations may also be modified to perform
other neighborhood pixel processing operations. While this provides some added functionality,
the modification of mask or filter coefficients should have little effect on image processing
performance.
As mentioned, the ordered halftone dithering algorithm developed for this experiment
was used as an example application for the Emotion Engine's SIMD integer processing
capabilities, utilizing custom 128-bit Multimedia Extensions. This implementation was almost
identical to the standard C version of the ordered halftone dithering algorithm developed for
performance testing on the Pentium 3 and Xeon platforms. The optimized Emotion Engine
implementation repeatedly extended the dithering mask for each row, on the fly, to a length of 1 6
elements, so that 16 pixel values could be handled at a time. The EE Core CPU's Multimedia
Extensions SIMD integer comparison capabilities and various 128-bit parallel logical operations
were then used to simultaneously apply the dithering mask to sixteen 8-bit pixels.
The Laplacian image enhancement filtering operation was implemented using a dataflow
model similar to that discussed in the SPS2 micro mode matrix multiplier. For this application,
the input image was separated into blocks, which were streamed to VU1 using DMA data
transfer and double buffered input. The vector processor was then responsible for filter
application, used to calculate output pixel values. The 3x3 filter mask was applied to each input
pixel using vector instructions to operate on three coefficient values at a time. Processed pixels
were buffered in VU1 data memory and, when this buffer was filled, the output data was
returned to the EE Core for post processing. The post processing phase included saturation of
the output pixels to ensure values between 0 and 255, for proper image storage or display.
The implementation of the Sobel edge detector was almost identical to that of the
Laplacian filter. Only a few modifications were made to the EE Core program, mainly the
73
inclusion of a second set of 3x3 filter coefficients. The VU1 micro mode program used for the
Sobel edge detector was also similar to the one used in the Laplacian application, although
functionality had to be included to apply the second filter mask.
5.5.3 Results
Image Masking Performance Results
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Figure 5.5 Benchmark Performance Summary for Halftone Dithering, Laplacian Filtering, and Sobel
Filtering Algorithms.
Figure 5.5 provides performance results for image processing benchmarks performed,
including clustered dot halftone dithering, Laplacian image enhancement filtering, and Sobel
edge detection. Each algorithm was used to process five grayscale images, ranging in size from
256x256 pixels to 1024x1024 pixels. Results are presented in terms of million pixels processed
per second (MP/s).
The most impressive image processing performance result, from an Emotion Engine
standpoint, was performance generated by the halftone dithering algorithm. The use of the
Emotion Engine's Multimedia Extensions to apply a halftone dithering mask to 16 pixels
simultaneously proved to significantly enhance performance. In fact, the use ofEmotion Engine
Multimedia Extensions allowed for an average performance enhancement of 15.1 over the C
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implementation on the EE Core CPU. It also provided a significant performance enhancement
over the Pentium 3 and Xeon machines. On average, the Emotion Engine halftone dithering
performance was 4.0 times that of the Pentium 3 machine and 2.5 times that of the Xeon
machine using the ICC compiler. In this case, it appears as though the ICC compiler on the
Xeon platform was unable to vectorize threshold operations required by the dithering algorithm.
Since the manual vectorization of these operations on the Emotion Engine required significant
effort, it is not surprising that the ICC compiler was unable to find a more efficient solution.
The PlayStation 2's image processing performance advantage was reduced when
operational focus shifted from halftone dithering to neighborhood-based pixel processing. In the
application of a 3x3 Laplacian filter for image enhancement, the Emotion Engine micro mode
implementation provided performance almost identical to that of the Pentium 3. On average the
Emotion Engine was able to perform the Laplacian mask calculations just 1 .006 times faster than
the Pentium 3 which, while being very similar, made the amount of extra development time
required for the Emotion Engine micro mode implementation seem unnecessary. The
advantages of the micro mode implementation were realized in the final image processing
algorithm tested, though.
While Laplacian filtering results for the Emotion Engine were not spectacular, only
minor modifications were required to alter the Laplacian application to apply a pair of 3x3
filtering masks for the vertical and horizontal Sobel edge detection masks. This minor
modification provided a Sobel application that did twice as much work as the Laplacian mask,
but actually required slightly less time to execute. Since the speed of pixels processed on VU1 is
limited by the speed at which data can be double buffered to the device, the Sobel and Laplacian
masks can be applied in almost the same amount of time. The slight difference in execution time
between the Laplacian and Sobel programs can actually be accounted for by the EE Core
application. In the Laplacian masking operation, the EE Core was assigned the responsibility of
output saturation, ensuring that processed pixel values were not allowed to be greater than 255 or
less than 0. The Sobel filter uses absolute values, meaning that there is no need to check for
values that are less than 0. Therefore, while the Sobel program applies two filters, it is actually
faster than the Laplacian mask program.
The Sobel operator application showed a performance advantage of the PlayStation 2
over the Pentium 3 application as well. While the PlayStation 2 application of the Laplacian
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filter produced similar performance numbers to the Pentium 3, the Emotion Engine was an
average of 1.4 times faster than the Pentium 3 in the Sobel filtering application. Again, since the
Pentium 3 had to do significantly more work to apply a pair of 3x3 filters, the Emotion Engine's
total computation time changed very little, allowing for it to have the performance advantage.
The Emotion Engine was outperformed by both the GCC and ICC Xeon versions of the
Laplacian and Sobel filtering operations. For the Laplacian mask, the ICC Xeon implementation
was an average of 3.9 times faster than the Emotion Engine and for Sobel filtering it was an
average of 3.5 times faster than the Emotion Engine. All things considered, the Emotion Engine
was not severely outperformed by the Xeon machine, and compared better than expected to the
Xeon in these filtering operation benchmarks.
5. 6 Benchmark Analysis
Overall, the kernel benchmarks discussed here showed that the PlayStation 2 may
provide a competitive alternative to other common cluster computing nodes for selected
workloads. The fact that the Emotion Engine was actually able to outperform the 2.66 GHz
Xeon machine on some of the tests presented actually surpassed expectations for comparison of
the two machines. These tests also provided some data relevant to what the Emotion Engine can
and cannot do well.
The PlayStation 2, especially when using the Emotion Engine VU devices in micro
mode, has the ability to process data very efficiently when the ratio of computation to
communication for the device is low. Applications like block-oriented matrix multiplication,
which perform several operations on each data element streamed to the device, can be processed
very efficiently on the PlayStation 2. The application of the Sobel edge detection operators,
which also perform several operations on each data element passed to VU1, is another example
of this efficient computation to communication ratio. On the other hand, the Emotion Engine
displayed especially poor performance on applications such as SAXPY and SDOT which each
performed only one addition and one multiplication operation on every pair of elements streamed
to the VU.
One frequent hindrance seen in developing computational application for the Emotion
Engine is the poor performance produced by processes that generate a lot of output data with
minimal computation. The SAXPY application, for example, generates an output element for
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each multiplication/addition operation it performs. The amount of output data generated by such
operations is less than ideal for micro mode VU data processing. This is because both
processing on the VU and double buffered data streaming to the VU device must stop when
output data is being returned to main memory. If the VU is neither processing nor receiving
data, the program in question is stagnant, severely affecting performance. On the Emotion
Engine, applications that have low computation to communication ratios or generate a lot of
output data should be implemented with the assistance of VUO macro mode or usingMultimedia
Extensions for speedup. This will not provide the concurrency ofmicro mode processing, but as
shown in the SAXPY and SDOT benchmark results, this concurrency does not always provide
the highest level of performance. It is also worth reiterating that the PlayStation 2 was not
designed for the bidirectional data transfer required by these applications.
In terms of performance comparisons between machines, the Emotion Engine fared well
against the Pentium 3, even though the PlayStation 2 had disadvantages in clock speed and
memory size. The matrix multiplication and halftone dithering applications showed that the
Emotion Engine could provide significant performance advantages for some applications. The
Sobel filtering and SDOT examples also showed that efficient use of the Emotion Engine's
hardware could provide performance advantages for applications less tailored to its specific
architecture. In all, the goal of this comparison was to show that the Emotion Engine provided at
least some performance advantage over a common commodity cluster computing node, and this
appears to be the case. It does not seem unrealistic that a cluster of PlayStation 2 nodes can be
built to outperform a similar and slightly more expensive cluster of Pentium 3 machines.
The comparison of Emotion Engine performance to the Xeon machine also proved
helpful to this evaluation of the PlayStation 2 as a possible cluster computing node. As
mentioned, the fact that the Emotion Engine was able to outperform the much more powerful
Xeon machine surpassed expectations for the comparison. To be fair, the Xeon did outperform
the PlayStation 2 in the vast majority of test cases, but the SAXPY and SDOT tests provided the
only case where the Xeon machine was even a single order ofmagnitude faster than the Emotion
Engine. These worst case test results notwithstanding, it appears as though purchasing several
PlayStation 2 machines for the price of one Xeon machine could provide an advantage in overall
processing power for many applications. Again, this was exactly what the comparison between
the PlayStation 2 and Xeon machines was attempting to determine.
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Chapter 6
Multispectral Imaging
After benchmarking some performance representative image processing and scientific
application workloads on the Emotion Engine, a more specific application domain was sought to
provide some credence to the performance potential of a PlayStation 2 cluster. From this search,
the concept of speeding up the .K-means clustering of pixels in multispectral images was selected
for analysis and implementation. This chapter provides some background information on
multispectral imaging, pixel classification, and the K-means clustering algorithm.
6.1 Background Information
Multispectral image processing deals with the analysis of images taken at a varying range
of frequencies [35]. Traditional red-green-blue (RGB) color images are examples of images that
contain three spectra, which happen to capture visible light wavelengths. Advancements in
imaging technologies have made it possible to recognize, characterize, and analyze data captured
from a number of other spectra including infrared, ultraviolet, and radar wavelengths [12].
Multispectral imaging is prevalent in many remote sensing applications. Remote sensing is
generally defined as the collection of data about an object without physical contact [46]. Remote
sensing applications of multispectral imaging are far-reaching and include uses in military
surveillance, urban planning, and geographical studies used to find or analyze resources such as
gold and other precious metals [14], [47], [48]. One program that relies heavily on multispectral
imaging is the National Aeronautics and Space Administration's (NASA) Landsat program [49].
6.2 The LandsatProgram
The Landsat program, developed and maintained by NASA, is intended "to provide the
world's scientists with a continuing stream of remote sensing data for monitoring and managing
the Earth's resources [48]." This information is provided by a series of multispectral imaging
satellites that began operation in 1972. Since this time the Landsat program, along with the
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United States Geological Survey (USGS), has been responsible for archiving, distributing, and
updating data relevant to the Earth's surface characteristics [49].
The 20-year history of the Landsat program has seen a number of satellites launched to
obtain data about the Earth's surface from space. In [50], a brief history of the Landsat satellites
is discussed, along with advancements in remote sensing technologies on these satellites. The
first of these satellites, Landsat 1, was launched in 1972 equipped with Multispectral Scanner
(MSS) technology specifically geared toward land remote sensing. In 1982, the Landsat 4
satellite was launched with MSS sensors as well as Thematic Mapper (TM) sensors. Landsat 5,
launched in 1986, provided a second set ofMSS and TM scanners orbiting the earth, as it was
identical to Landsat 4. The TM sensor technology improved on MSS by adding higher
resolution and extra spectra, or bands, of data to collected images. Landsat 7, the most recent of
the Landsat satellites, was launched in 1999 and equipped with Enhanced Thematic Mapper
(ETM+) sensor technology [48], [51]. ETM+ built on existing TM sensor technology by adding
greater resolution and an eighth imaging band to the TM images [50].
Table 6.1 Summary of Landsat 7 Bands and General Applications [47].
Band Description".' Wavelengths ,
(iim)
Resolution (m) '; General Applications 7 .
1 Blue .45 - .52 30 Coastal Water Mapping
:Jt2 ;r Green .52 -.60 30 Vegetation Health Assessment
' 3 Red .63 - .69 30 Chlorophyll Absorption for Plant Differentiation
>.-"4. '': Near Infrared .75 - .90 30 Biomass Survey; Water Body Delineation
, 5 \ Infrared 1.55- 1.75 30 Vegetation/Soil Moisture Measurements
6 Thermal Infrared 10.4- 12.5 60 Plant Heat Stress Measurements
7 . Near Infrared 2.08-2.35 30 Hydrothermal Mapping
8 Panchromatic .52 -.90 15 Large Area Mapping; Urban Change Studies
Images produced by the Landsat 7 satellite have a total of eight bands. These bands
include standard red, green, and blue visible light bands, as well as several infrared and near
infrared bands. The panchromatic band, which captures wavelengths from visible blue light to
near IR wavelengths, is the band that was added to the Landsat 7 satellite with ETM+ sensor
technology. The various bands of spectral data may be used in fields of research ranging from
agricultural analysis to environmental monitoring and beyond [48]. Some general applications
of the various Landsat 7 bands are summarized in Table 6.1 [47]. This is not a comprehensive
summary of the applications of Landsat 7 data, but it does give an overview of some of the
research areas for which this data might be useful.
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6.3 Pixel Classification >*
One of the challenges of inspecting and extracting meaningful data from multispectral
images is conceptualizing all of the data provided [13]. For instance, when a Landsat 7 image is
presented as eight independent grayscale images it is possible to inspect each band individually
and visually understand the land cover properties that the band represents. Unfortunately, some
land cover information or properties may be more subtle, requiring several bands of data to be
analyzed. Furthermore, since most of the Landsat 7 band images are over 50 million pixels in
size, the amount of data that must be inspected can be overwhelming.
Generally, methods used to extract meaningful information from multispectral images are
referred to as pixel classification methods [12], [13]. Pixel classification refers to a broad range
of techniques used to equate the data in an image with various characteristics, such as known
properties or associations with other pixels in the image. In [12], three general methods of pixel
classification are identified. These methods include manual classification, supervised
classification, and unsupervised classification. Depending on the particular image being
analyzed, the desired results, and the speed with which results must be obtained each of these
general methods has its advantages and disadvantages. The goal of each of these methods is to
classify data based either on some known criteria or criteria relative to other data in an image.
6.3.1 Manual Classification
Manual pixel classification refers to the inspection of images by a human expert, one
image, or even one image band, at a time [12]. In the case where several bands of data must be
analyzed simultaneously, one solution is to generate composite color images using several bands
of image data. This approach could be useful for the generation and analysis of a full color
image from the red, green, and blue bands of data presented by the Landsat 7 satellite. It is also
common to see composite Landsat 7 images generated from combinations of visible light bands
and various infrared data bands. Manual classification of a panchromatic image band is also
useful, as it presents data combined from several spectral bands in a single grayscale image.
Manual classification ofmultispectral images is regarded as the most reliable approach to
the classification of image data [16]. This reliability is also highly dependent on the skill and
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experience of the human analyst, though. The primary disadvantage of the manual classification
approach to multispectral image analysis is that it is extremely slow [12]. When 'data from a
number of images must be analyzed, the time required for the individual classification of each
image may not be practical. In more time critical applications, such as military surveillance, the
practicality ofmanual classification of individual images is also a concern.
6.3.2 Supervised Classification
Supervised classification of data is based on the concept that a set of known data can be
classified and used to train a machine to perform similar classifications on new sets of data [12].
The concept of supervised data classification is not exclusive to image processing, but it does
have many applications in this field [14], [19]. There are two important steps involved in the
supervised classification of data. The first is a learning step, which requires training the
classification system. In the learning phase, a set of known and classified data is presented to the
classification system and used as training criteria. The second step of supervised classification is
the exploitation of the provided training data. In this phase, the machine is used to classify
previously unknown data according to its training set. Supervised classification ideas that are
common to image processing include statistical machine learning methods such as support vector
machines [12].
The advantages of supervised data classification methods can be seen in the speed of the
results produced, and often in the reliability of classification results as well [12]. The
exploitation of training data on new images or data sets can be applied very efficiently, in terms
of speed, depending on the particular algorithm being used. The requirement of having classified
known data and the need to train the system with this data can cause problems in some
circumstances though. A poor training set would likewise produce poor classification results.
Since supervised algorithms classify data based on known parameters, it is also conceivable that
image data with new or previously unseen properties may go unrecognized [13].
6.3.3 Unsupervised Classification
Unsupervised data classification methods, also known as clustering algorithms, provide a
method of classifying data for analysis without examples of previously classified data [13], [15].
Like supervised classification methods, unsupervised data classification is widely used in many
scientific fields, but has applications in image data classification as well [18], [19]:- Instead of
analyzing image data based on learned criteria, unsupervised data classification methods cluster
or group image pixels with similar properties together. By clustering the data found in a
multispectral image, a simplified overview of all of the bands in the image can be presented for
analysis, or even used for other applications such as image compression. One of the most
commonly used unsupervised image classification algorithms is A7means clustering [15].
The primary advantage ofunsupervised image classification is that data may be analyzed
without a complex training system and without detailed, previously classified data [16]. Without
the use of a trained machine for analysis, unsupervised classification algorithms are generally
slower than supervised algorithms, but the unsupervised algorithms provide more flexibility in
results as well [12]. Instead of being restricted by or focused on certain criteria, unsupervised
classification algorithms are free to generate their own version of image and cluster
characteristics. As a result, though, many unsupervised classification algorithms produce results
that may vary greatly with instantiation parameters and image data [14].
6.4 K-Means Clustering
A7means clustering is one of the most commonly used unsupervised image classification
methods and has a number of applications in fields including multispectral image processing
[15]. This method involves partitioning data, in this case image pixels, into K subsets or
clusters. Specifically in terms of image processing, clustering provides the ability to take an
image and represent it using only a small number of pixel values. Each cluster is defined by a
"center", or mean value of all of the pixels assigned to that class. The algorithm itself is an
iterative process that repeatedly places each image pixel into one of K classes based on a
predefined metric, recalculates the mean value of each class, and then reclassifies each image
pixel again.
6.4.1 Algorithm Overview
A high level overview of the A7means clustering algorithm is shown below. The
algorithm itself is fairly straightforward, although there are many variants on this basic
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implementation [17]-[19]. In the basic algorithm, K classes are defined and initialized before the
iterative kernel of the clustering algorithm takes over. This iterative process first calculates the
"distance" between each pixel in the image and each class center value, the mean value of all
elements in the selected cluster. From these calculations, each image pixel is assigned to the
class whose center value is closest to its own value, meaning the selected class center value is the
shortest distance from the pixel. Once a new class has been selected for each image pixel, each
pixel's value must be subtracted from an accumulated value of all of the elements of its previous
class and added to an accumulated value of its new class. From these accumulated values, new
mean class center values are calculated and the classification process starts a new iteration.
l.
2.
3.
4.
5.
6.
7.
8.
9.
10.
11.
12.
13.
14.
15.
The K-Means Clustering Algorithm
Initialize K Class Center Values
For Each Image Pixel, P in Current Class A
For Each Class Center, C
Calculate Distance D from P to C
Determine New Class N with Minimum Distance to P
For Each Image Pixel, P in Current Class A with New Class N
If N is not equal to A
Move P to Class N
Subtract value of P from Class A Accumulated Value
Add value of P to Class N Accumulated Value
For Each Class, C
If Pixels Have Been Added or Removed
Recalculate Mean Value for C
If Any Pixels Have Been Moved
Repeat Steps 2-14
There are a number of considerations that must be taken into account when implementing
a A"-means clustering algorithm. The first of these considerations is an appropriate selection for
the value ofK, the number of clusters that the image should be reduced to. This variable remains
static throughout the execution of a traditional A^-means clustering implementation and can have
drastic effects on clustering results. For instance, selecting a low value of K, such as 2, would
break the original image down into two clusters of pixels, but the pixels in each cluster might be
so diverse that little information could be gained by the clustered image. Conversely, a much
larger value for K could be selected with various repercussions. A large K value might make the
clustered image difficult to interpret, much like the original image. Another possibility when
using a large K value is that some classes may finish execution with zero pixels in them. This
would presumably be an undesirable result. Generally, there is no rule for the selection of a
properK value, as the results provided are largely application and data dependent.
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The second consideration when implementing a .K-means clustering algorithm is the
manner in which the class center values are initialized. Like the selection of a suitable value for
K, the initialization of class centers can have a strong effect on the results ofA7means clustering.
Selecting poor initialization values for class centers can have the effect of producing one or more
classes with no pixels assigned to it by the end of processing. A poor initialization can also
produce a clustering that is dominated by one diverse cluster of pixels, making the clustered
image difficult to interpret. Even if initial class centers are selected well, the actual values of
these centers can impact the results of the clustering process. The most commonly used method
for this initialization is to select actual pixel values, from the original image, at random. This
ensures that, at least through the first iteration of AT-means, each class will have pixels assigned
to it. The random selection of pixels for initialization values also seems to provide the most
consistent results for clustering, although no selection method is guaranteed to produce specific
or repeatable results.
The third issue that must be addressed in a A7means clustering implementation is
convergence. According to the algorithm provided, AT-means clustering is complete when an
iteration through the image has completed with no pixels being moved to a new class. This
convergence is not guaranteed though. It is possible for some pixels to shift between two or
more classes continuously, causing the algorithm to execute forever. A number of solutions exist
for this issue. The most common solution is to place a limit on the maximum number of K-
means iterations that should be performed. Another solution is to consider the clustering of an
image to have converged once an iteration ofA7means requires less than a set number of pixels
to be moved to a new class.
The final consideration that must be addressed in K-means clustering is how the distance
between a pixel and class center is calculated. Note that pixels in multispectral images are
actually vectors of values from various spectral bands. Class centers in K-means clustering for
these images are also vectors of data, representing the mean value of each element in the selected
class. Like the other considerations for A7means clustering, there are a number ofmethods that
may be used to determine the distance between a pixel and a class center. The most common
distance calculation in image processing applications is the Euclidean distance measurement
[15]. This equation determines distance as a sum of squared difference calculations between
pixel vector elements and class center elements and is given in the equation below.
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Dist = Y\Pb-Cb
6=0
6.4.2 K-Means Clustering Example
Figure 6.1 presents one example of the A7means clustering of an image. In this example,
image (a) presents the true color composite (RGB bands) of a small section of an eight-band
Landsat 7 image. Note that the true color composite image has very low contrast, making it
difficult to distinguish different features of the image. By classifying the image into four clusters
using A7means, which is shown in (b), some more information about the image may be gained.
Since .K-means clustering is not designed to find specific features in an image, further analysis is
required to clarify exactly what the clusters of data represent. For example, (c) shows the first
cluster of data, which appears to have clustered image pixels together that represent a large body
of water. The remaining images in Figure 6.1 represent the other three classes of pixels
generated by the .K-means algorithm.
Close inspection of the color composite image shows that the classes of pixels generated
by the A7means algorithm do relate, at least partially, to the colors found in the original image.
Of course, since the data clustered actually contained eight bands of data, there were other
factors in the classification process as well. Table 6.2 gives a numerical description of the visual
results presented in Figure 6.1. Here, the number of pixels assigned to each class of data is
summarized, along with the average pixel values of each band. By comparing these pixel values,
information may be gained as to which pixel bands had the greatest effect on clustering. Image
bands with a greater variance in value between classes would have a larger effect on distance
calculations, and thus classification, due to the Euclidean distance formula used. In this
example, for instance, the middle infrared band (band 5) had a much greater range of average
value between classes than the visible blue band (band 1). Therefore, this infrared spectrum also
had a greater impact distance calculations in the classification algorithm.
Table 6.2 Summary of
A"
means Clustering Example Results.
Class Number ofPixels : Class Center Value ,
:-:.-'
'Z: '..-'jW:
Band 1 Band 2 Band 3 Band 4 Band 5 Band 6 Band 7 Band 8
1 52024 70 44 32 13 13 101 95 12
2 51183 75 54 54 46 77 119 128 53
3 142210 80 61 64 59 102 121 132 69
4 114583 86 71 78 73 125 125 139 85
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Figure 6.1 A-means clustering of a small segment of a Landsat 7 image. A true color composite of the image
is shown in (a), while (b) shows the image separated into four clusters. Images (c), (d), (e), and (f), show each
of the four clusters of pixels respectively.
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Chapter 7
JT-Means Clustering on the Emotion Engine
The final application developed for this work was an implementation of .K-means
clustering, specifically designed to classify data from Landsat 7 images on a PlayStation 2
cluster. This implementation included an analysis of sequential -means Clustering, which was
used to develop a node-level algorithm optimized for the Emotion Engine hardware, as well as
the development and simulation of .K-means for a PlayStation 2 cluster computer.
7.1 KrMeans on a Cluster Computer
Besides the fact that .K-means clustering is an algorithm frequently used in multispectral
image processing, it was selected for implementation here because it also appeared to lend itself
rather well to both cluster computing and the Emotion Engine's architecture. The amount of raw
data found in multispectral images such as those produced by Landsat 7 is immense. Since the
K-means algorithm handles each image pixel as an independent data vector, image data can be
distributed across all available compute nodes for efficient parallel processing. Distribution of
image data eases the per-node memory requirements for image structures as well as bookkeeping
data structures required for .K-means clustering. Furthermore, the amount communication
required to synchronize computing nodes for parallel .K-means clustering is minimal. In fact, the
only communication required between computing nodes is that needed for updating mean class
values for the pixel clusters being generated.
In [17], a K-means clustering algorithm is developed for a network of workstations. The
goal of the NOW implementation was to reduce the overall complexity of .K-means clustering.
This was accomplished by declaring each computing node as a pixel cluster, or class, and then
physically moving pixels in a particular cluster to the assigned computing node. While this
methodology is interesting for research purposes, it does not serve the purpose of K-means
clustering for images very well. First, an excessive amount of communication is required to
repeatedly move data vectors between computing nodes when they are assigned to a new class.
Also, this methodology does not preserve the order or structure of the data vectors being
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classified. For image processing this structure is rather important, as the result of clusteringmust
be used to reconstruct a viewable, classified perspective of the original image. In contrast to the
NOW A7means implementation presented in [17], the parallel algorithm discussed here
specifically targets image data classification.
7.1.1 Overview ofParallel K-Means AIgorithm
The parallel implementation of .K-means clustering developed here for multispectral
image classification is a fairly straightforward one. It is based primarily on the concept that each
image pixel is processed independently in the .K-means algorithm and, therefore, data can be
distributed evenly across all available computing nodes. This parallel algorithm should
minimize memory requirements on each computing node and reduce overall processing time as
well. Once data has been distributed, each node is free to perform .K-means iterations on its own
data, stopping only to synchronize average class values with the other computing nodes in the
system. An overview of the parallel .K-means clustering algorithm developed for multispectral
image processing is shown below.
Let P be the Number of Pixels in the Image
Let N be the Number of Slave Computing Nodes
Let K be the Desired Number of Pixel Classes
1. Distribute (P/N) Image Pixel Vectors to Each Slave Node
2. Distribute K Initial Class Center Vectors to Each Slave Node
3. Simultaneously Perform One K-Means Iteration on Each Slave Node
4. Accumulate Mean Class Center Vectors from Each Slave Node
5. Calculate Global Center Vectors for Each Class
6. Distribute K Global Class Center Vectors to Slave Nodes
7. Repeat Steps 3-6 Until Algorithm Converges or Max Iterations Met
Each computing node in the parallel .K-means clustering algorithm performs nearly the
entire sequential classification algorithm locally. Because of this fact, the parallel algorithm
could be developed and implemented with only minor modifications to the sequential K-means
clustering algorithm. In fact, besides the initial distribution of image data, the only functionality
that must be added to A7means clustering for parallel execution is a synchronization method,
used to compute and distribute global class center values. At the end of each .K-means iteration,
instead of locally computing class center values, the mean value for each class must be
recomputed globally based on the accumulated value and number of pixels in each cluster on
each processing node. The cost of inter-node communication should not cause a large
performance bottleneck for the parallel A7means algorithm, although some steps maybe taken to
minimize this overhead. A basic overview of the operations required for the synchronization of
class center values in the parallel .K-means clustering algorithm is given below.
Master Node
1 . For Each Computing Node
2. Receive Accumulated Class Values
3. Add Accumulated Class Values to Global Class Value Tallies
4. Collect Number of Elements in Each Class
5. Add Class Element Counts to Global Class Counts
6. Calculate Global Class Center Values
7. Broadcast Global Class Center Values to Computing Nodes
Computing Nodes
1. Send Accumulated Class Values to Master Node
2. Send Class Pixel Counts to Master Node
3. Wait for Broadcast of Global Class Center Values
Note: The 'accumulated value' for a K-means class refers to a vector
representing the sum of all of the pixels currently assigned to that class.
So, for eight-band pixels, the accumulated class value would have eight
elements .
Note that, in the described synchronization process, two sets of data must be transferred
to the master node by each slave node in the system. These per-node transfers are followed by a
broadcast of data from the master node to all of the computing nodes in the system. This
represents the simplest and least efficient way to implement the communication required to
synchronize the parallel A7means algorithm. In a cluster with N computing nodes, data
collection by the master node would require 2N data transfer operations to the master node along
with the broadcast communication required for sending new global center values back to the
slave nodes.
The sequential collection and accumulation of data from slave computing nodes requires
an inordinate amount of communication overhead that can be avoided by allowing the slave
computing nodes to communicate with one another. Figure 7.1 represents a more efficient
method for collecting the data required to calculate global class center data. In this example,
data is collected from eight nodes. Using the sequential synchronization method, seven
communication intervals, each consisting of two data transfers, would be sent directly to the
master node. By allowing data to be transferred between slave nodes, only three intervals of
communication are required. Again each of these intervals consists of two actual data transfer
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operations. For a cluster of N nodes, \og2(N) data transfer intervals would be required to
collect synchronization data, followed by one more data transfer required for the master node to
broadcast global data back to all of the slave nodes.
Master Node
Compute Global Centers
Broadcast Global Data
Setup/Communication
Interval 3
Setup/Communication
Interval 2
Setup/Communication
Interval 1
Nodel Node 2 Node 3 Node 4 Node 5 Node 6 Node 7 Node 8
(Master)
Figure 7.1 Sample /ST-Means Clustering Synchronization Procedure.
7.1.2 K-Means on a PlayStation 2 Cluster
Some practical considerations had to be taken into account so that the parallel .K-means
algorithm could be applied to a PlayStation 2 cluster computer. While the general form of the
parallel A7means algorithm, presented in the previous section, allows for arbitrarily large images
to be processed regardless of the number of computing nodes, the PlayStation 2 presents some
important constraints that must be acknowledged. The fact that the Emotion Engine only has 32
MB of available RAM is the most important constraint on the parallel implementation of K-
means for a PlayStation 2 cluster. If the node-level implementation of .K-means clustering uses
Vector Unit 1 in micro mode, then image data will almost certainly have to be stored in
unswappable physical memory for efficient data streaming (see section 4.3.1), leaving little
space for other data structures to be handled.
In an effort to address this constraint, the parallel version ofK-means for the PlayStation
2 cluster was designed with a memory-constrained scaling model in mind (see section 2.3.4). In
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other words, once a node-level implementation of K-means clustering was developed and
analyzed, a per-node problem size was chosen as the largest problem size, or number of pixels,
that could be handled efficiently on a single PlayStation 2 computing node. Adding nodes to the
PlayStation 2 cluster computer would then increase the effective problem size, presumably, until
a full Landsat 7 image could be processed simultaneously. With only two test nodes available,
this cluster implementation is more of an analytical simulation that a full test, but due to the
consistent computational requirements of the .K-means clustering algorithm, it should be an
accurate simulation.
Mathematically, the data scaling method presented here and the communication scaling
method discussed previously should benefit the performance of the PlayStation 2 cluster
computer. Using the memory-constrained scaling model for computation, adding more nodes to
the computing cluster linearly increases the amount of data being processed, ideally, in the same
amount of time. So, in terms of order-notation, the work performed by the parallel .K-means
clustering algorithm on a cluster computer ofN nodes scales at a rate of 0(/Y) . As discussed
previously, the synchronization methods, which represent the only data communication in the
parallel .K-means algorithm, scale at a rate of 0(log2 N) . The fact that the amount of work
performed scales at a faster rate than the amount of communication overhead in the parallel K-
means algorithm makes it an ideal candidate for implementation on a cluster computer [3].
7.2 K-Means on the Emotion Engine
The speed of the .K-means algorithm on a cluster computer is highly dependent on the
speed of processing on the cluster's computing nodes. In order to optimize the K-means
clustering algorithm for Emotion Engine computing nodes, a timing analysis was first performed
on a sequential implementation of the algorithm. The sequential implementation characterized
sections of the AT-means clustering algorithm by the percentage of total computing time that each
section constituted. From this examination, portions of the A7means Clustering algorithm that
had the largest impact on execution time were further analyzed and optimized for efficient
processing on the Emotion Engine.
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7. 2. 1 SequentialK-Means Profiling
The first step to developing an optimized version ofK-means clustering for the Emotion
Engine involved analyzing a sequential implementation of the algorithm. The analysis was used
to determine which sections, or blocks, of the algorithm required the most computing time, and
thus had the greatest impact on overall performance. Ideally, the most costly sections of an
algorithm are also the ones whose optimization can most effectively improve overall
performance. Therefore, the algorithm analysis would also help to determine which sections of
the AT-means clustering process the optimized Emotion Engine implementation should focus on
improving. Analyzing sections of an algorithm for certain properties, such as performance
impact or available parallelism, is often referred to as profiling [2], [21]. For this testing, a
standard C implementation of the .K-means clustering algorithm (see section 6.4.1) was
developed and analyzed. For reference purposes, the algorithm is repeated here as well.
The K-Means Clustering Algorithm
1. Initialize K Class Center Values
2. For Each Image Pixel, P in Current Class A
3. For Each Class Center, C
4. Calculate Distance D from P to C
5. Determine New Class N with Minimum Distance to P
6. For Each Image Pixel, P in Current Class A with New Class N
7. If N is not equal to A
8. Move P to Class N
9. Subtract value of P from Class A Accumulated Value
10. Add value of P to Class N Accumulated Value
11. For Each Class, C
12. If Pixels Have Been Added or Removed
13. Recalculate Mean Value for C
14. If Any Pixels Have Been Moved
15. Repeat Steps 2-14
A code profiling and analysis was performed on the K-means clustering algorithm in
[15], and it was determined that the pixel distance calculations in the algorithm (lines 2-5) were
responsible for up to 99.6% of the total processing time. The analysis performed
here differs in
that the code is being analyzed on the Emotion Engine Core CPU and is focused primarily on
handling eight-band Landsat 7 image data, whereas the previous test used 224-band
hyperspectral image data. The experiment presented here separated the K-means algorithm into
three sections, or blocks for analysis. The first block represents distance calculations and new
class selection for each image pixel, and is shown in lines 2-5 of the provided algorithm
92
overview. The second block represents the assignment of each pixel to its new class and the
consequent adjustment of accumulated class values. This section of the AT-means algorithm is
shown in lines 6-10 of the provided algorithm. The final block of code represented any other
calculations or operations performed in the .K-means algorithm.
Figure 7.2 provides the results of the .K-means code profiling experiment. For this test, a
640,000-pixel segment of an eight-band Landsat 7 image was classified. Four different values of
K were tested as well. Testing multiple K values provided some data that could be used to
analyze how class count affects the timing profile of the .K-means algorithm. The results of this
test showed that total processing time for -means clustering is dominated by the pixel-class
distance calculations used for classification. Depending on the number of clusters being
generated, the distance calculations consumed anywhere from 82%-97.5% of the total .K-means
processing time. The time taken to actually assign each image pixel to its new class and
recalculate accumulated values represented a smaller percentage of the overall processing time,
and the amount of time required for other operations was generally negligible.
Analysis of K-Means Clustering Algorithm
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The results presented in Figure 7.2 were fairly definitive in suggesting that distance
calculations, first and foremost, should be the focus of an attempt to speed im .K-means
clustering. The next step in developing an optimized PlayStation 2 implementation ofAT-means
clustering was to apply this data in an effort to speed up the algorithm on the Emotion Engine.
7. 2.2 OptimizedK-Means Implementation Details
Initial benchmarking and example programs written for the PlayStation 2 often reinforced
the idea that proper assignment of tasks to the various Emotion Engine devices was an important
component of efficient PlayStation 2 software implementation. The .K-means code profiling
experiment provided data that could be used to assist in the distribution of processing
responsibilities amongst the EE Core CPU and its peripheral processors. The program structure
and organization required for the .K-means clustering implementation was much more complex
than any of the previous test or benchmark programs developed, so a significant amount of
program modeling was also required.
7. 2. 2. 1 Device Responsibilities and Collaboration
The .K-means profiling experiment exposed the need for a more efficient method to
handle pixel distance calculations on the PlayStation 2. Fortunately, with well organized data
structures, Vector Unit 1 could be tailored to perform this task very efficiently. Assigning the
distance calculation tasks to VU1 also allowed the EE Core CPU freedom to handle other, more
decision-oriented processes, such as monitoring and adjusting accumulated class values,
recalculating class center values, and controlling data being streamed to VU1. Furthermore, the
EE Core CPU was able to perform its K-means related operations, as well as data bookkeeping
operations, while VU1 was working on the most computationally intensive sections of the
algorithm. This concurrency tied in very well to the device collaboration paradigms set forth for
display list generation in [6] (see section 3.2.4).
Figure 7.3 provides an overview of the device collaboration paradigm used for K-means
clustering on the Emotion Engine. This collaboration model evolved from research on intended
Emotion Engine device collaboration [4], [6], performance data collected while developing test
and benchmark applications, and an analysis of the K-means clustering algorithm itself.
Conceptually, the model is very similar to the serial display list collaboration model depicted in
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Figure 3.7, although modifications had to be made so that data processed by VU1 could be
recovered for analysis and further processing on the EE Core CPU. Recall that, in the previous
model, VUO and the EE Core CPU collaborated to act as a data preprocessor for VU1. VU1 was
then supplied with buffered data from Scratchpad RAM, as well as data from main memory,
which it used to generate display lists for the Graphics Synthesizer.
Start
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DMA
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Core CPU
i i
Mem Map
Figure 7.3 Device Collaboration for iiT-Means Clustering on the Emotion Engine.
The revised collaboration model presented in Figure 7.3 only changes the role of
Scratchpad RAM significantly from previously described models. Double buffered data is first
loaded into VU1 from main memory and processed, with result data being stored in a block of
VU1 data memory. When the VU1 result data buffer is full, a single DMA transfer is used to
move the entire buffer to Scratchpad RAM, followed by a continuance of double-buffered
processing on VU1. In essence, Scratchpad RAM has been changed from an input buffer for
VU1 to an output buffer for the device. Since the EE Core CPU can directly access the
Scratchpad RAM block, it can access and process VU1 result data efficiently. The EE Core can
also process this data while VU1 is filling the next output buffer, providing a pipelined
implementation. As in previous collaboration paradigms, VUO is reserved to provide inline
assistance to the EE Core CPU processing when needed.
Specifically referring to .K-meansclustering, VU1 is assigned the processing of distance
calculations for all of the image pixels being classified. There are two data components required
for AT-means distance calculations. The first components are current class center values, which
are uploaded to a global segment of VU1 data memory from the EE Core CPU at the beginning
of each AT-means iteration. The other data components required for distance calculations are
actual image pixels. Pixel data is streamed to the vector processor from main memory. These
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data transfers are controlled by the EE Core CPU using direct access to the Emotion Engine
DMA Controller provided by SPS2 (see section 4.3. 1).
A microprogram executing on VU1 calculates the distance between the pixel vectors and
class center values. For each pixel processed, a new class is selected and a single integer result is
generated by VU1, representing the new class that the pixel is being assigned to. This data is
buffered in VU1 data memory and, eventually, transferred via DMA to Scratchpad RAM. From
here, the EE Core CPU can physically reassign pixels to their designated new classes and, with
the help ofVUO, efficiently adjust the accumulated values for each class as well. Concurrently,
VU1 works to classify the next block of image pixels. This software design attempts to exploit
the most beneficial performance characteristics of the Emotion Engine by using a device
collaboration paradigm very similar to that for which the Emotion Engine was intended, while
also exploiting concurrency available in the A7means clustering algorithm as much as possible.
7.2.2.2 VU1 K-Means Microprogram
The microprogram written for the Emotion Engine implementation ofK-means clustering
was much more complex than any other micro mode code developed for this project. The most
challenging aspect of development for this module was laying out the 16kB of available VU1
data memory to support functionality including the double buffering of input pixels and
buffering output data until it is transferred to the Scratchpad. The functionality of this module is
fairly straightforward. Image pixels are streamed to the device in groups. For each pixel
obtained, the distance between the pixel and each class center value is calculated, and the index
of the class with minimum distance to the pixel is stored in an output buffer. The memory map
developed for this microprogram is shown in Table 7.1.
As with all double-buffered VU1 microprograms, the data memory for this module is laid
out in three sections. The first section contains global input and output data that could be
accessed by the microprogram regardless of which input data buffer is being processed. The
second and third sections are the two input data buffers which are alternately loaded with pixel
data and processed to hide some of the transfer latency involved in VU1 data processing. The
global section of this VU1 microprogram contains a single parameter, used by both the EE Core
CPU and VU1 microprogram to determine the amount of data currently being held in the VU1
output buffer. The output buffer is used to store class assignments for each processed pixel. The
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only other data elements globally available in this microprogram are class center values, which
distance calculations for each input pixel are performed against. The data and
microprogram constraints for the class center data buffer allow for a minimum of 2 and a
maximum of 30 pixel classes to be generated. The global class center values in VU1 are updated
by the EE Core CPU at the beginning of each AT-means iteration, using mapped memory.
Table 7.1 Memory Map for VU1 Micro Mode Implementation ofK-Means Clustering.
Section Address Name Description
Global 0x0000 Param
eters
X - Number ofminimum distance indices already stored in Output Buffer.
0x0001 Class
Center
Data
Current mean values for each cluster being generated. The 8-band AT-means
implementation can handle up to 30 clusters.
0x003d Output
Buffer
Buffer of indices representing the "next
class"
that each processed pixel is to be
assigned to. The 8-band A"-means implementation can hold up to 1920 indices
before the buffer must be cleared
Data
Buffer 1
0x02 le Buffer
1
The data buffers in this microprogram are used to load image pixels into VU1.
From these buffers, distance calculations between the pixels and global class
centers are used to determine the "nextclass"for each pixel.
Offset Field Description
0x00 Count The number ofpixels included in the buffer.
0x01 Bandl This is data accounts for the pixel vectors that are being
processed by VU1. Notice that the data is buffered with
pixels from each image band grouped together. This
allows pixels to be processed four at a time. In total, the
data buffers defined and used here can handle up to 120
pixels at a time. This means that results can be collected
for 16 data buffers (1920 results) before the output buffer
must be cleared.
Oxlf Band 2
0x3d Band 3
0x5b Band 4
0x79 Band 5
0x97 Band 6
0xb5 Band 7
0xd3 Band 8
Data
Buffer 2
0x030f Buffer
2
internally this buffer is identical to Buffer 1 , which is defined above
N/A 0x0400 EOM EndofVUl Memory
The input data buffers used for the micro mode K-means implementation also contain a
sub-block memory map. The first data field found in these buffers is a count parameter. This
parameter is used to indicate the number of pixels in the current input buffer. For eight-band
image data, the maximum number of input pixels that may be included in a single input packet is
120. This limitation is introduced by constraints in the amount of VU1 data memory available,
as well as constraints in SPS2, the development library used to allocate physical memory and
handle the DMA controller. SPS2 only allows data allocation in 4kB blocks. These blocks are
used to build packets, which in turn are interpreted and unpacked by the VU1 interface (VIF) to
the main bus in the Emotion Engine. Since packet headers are also required to direct data
unpacking by the VIF, the 4kB data packet could only hold 120 eight-band image pixels. The
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VU1 global data section output buffer was allocated to match the size constraint of input packets,
allowing 1920 results to be stored before the buffer must be cleared. This means that 16 full
input buffers may be processed before VU1 must be stopped to pass output data to Scratchpad
RAM.
Besides the count parameter, the remainder of each input data buffer consists of image
pixel data. Note that, as shown in Table 7.1, pixels are packed by band. In other words, the
pixel data in the input buffer is ordered with the 'band 1 ' values for each pixel in the buffer
followed by the 'band 2' values for each packed pixel, and so on. Allocating the pixel data in
this manner allowed for the processing and classification of four image pixels at a time. This
allocation method also reduced the number of sequential operations required in a single distance
calculation.
One Euclidean distance calculation in K-means clustering requires one subtraction
operation for each band in the image pixels, a multiplication or exponentiation to square each
difference value, and the serial addition of these products. The vector instructions provided by
VU1 could be used to process one pixel at a time, performing subtraction and exponentiation
operations in parallel, followed by serial addition operations to accumulate the results. This
method is inefficient, though, since the vector processing hardware is underutilized. Instead, by
processing four pixels at a time, the serial addition operations for each pixel can be handled in
parallel, making more efficient use of concurrency.
7.3 Performance Analysis
Once an optimized AT-means clustering implementation was developed for the Emotion
Engine, a number of tests could be performed. The first set of tests acted as a new benchmarking
example for the Emotion Engine. In these tests, the machines used for performance benchmark
comparisons in Chapter 5, a 1 GHz Intel Pentium 3 machine and a machine with a 2.66 GHz
Intel Xeon processor, were again used to analyze the performance of the optimized K-means
implementation on the Emotion Engine. Once this node-level performance analysis was
complete, the two-node PlayStation 2 cluster was used to model the scalable performance of
K-
means clustering on a full set ofPlayStation 2 machines.
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7. 3. 1 Performance Metrics
There are a number ofmetrics that may be used to analyze the performance ofAT-means
clustering algorithms, but raw execution time is one of the least useful. Several factors affect the
number of iterations required for the AT-means classification method to converge, including the
number of classes being generated, the initial class center values selected, and the data itself. In
fact, even the platform that the algorithm is implemented on can have some effect on the number
of iterations required for the AT-means clustering algorithm to converge. With no way to
guarantee that the AT-means clustering algorithm implemented and tested on Emotion Engine, as
well as the 1 GHz Pentium 3 and 2.66 GHz Xeon platforms, will always require the same
number of iterations to complete execution, a separate performance metric had to be devised.
A more useful metric that could be used to analyze the performance AT-means clustering
on various platforms is iterations per second (DPS). The profiling tests performed previously
showed that the execution time of the AT-means algorithm, and thus its iterations, is dominated by
distance calculations used to classify pixels. In a particular instantiation of the AT-means
algorithm, each iteration performs the same number of distance calculations. This number is
determined by the number of pixels in the image and the number of clusters being generated.
Since the distance calculations are known to dominate execution time and the number of distance
calculations per iteration is constant throughout an instantiation ofAT-means, it follows that each
iteration of the algorithm would require approximately the same amount of time to execute.
Therefore, IPS should be an accurate metric to present the performance of runs through the K-
means clustering algorithm.
Another metric that may be useful for analyzing the performance of AT-means clustering
implementations is the number of distance calculations per second (DCPS) that are performed.
As mentioned, the number of distance calculations performed in a run through the K-means
clustering algorithm can be easily calculated if the number of image pixels P, the number of
clusters being generated AT, and the number of iterations / are known. Again, since distance
calculations generally dominate the execution time of the AT-means clustering algorithm,
knowing the distance calculation throughput on a particular platform also relates to K-means
clustering performance on that platform. A general equation for the DCPS metric is shown
below.
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DCPS = 1-*-*-
Execution Time >
It is important to note that, for both the IPS and DCPS metrics identified, performance
comparisons are heavily dependent on the fact that the number of pixels clustered and the
number of clusters generated are identical. For instance, the iteration time for AT-means can vary
greatly depending on the number of clusters being generated because generating more classes
also means that more distance calculations must be performed on each pixel in each iteration of
the algorithm. Thus, it would not be useful to use the IPS metric to compare the performance of
a K-means run which generated two clusters of data and a run which generated 16 clusters of
data.
The DCPS metric could be more useful when comparing AT-means run with different
class counts, but it would still not provide a fully accurate depiction of performance. Recall that
in the profiling tests performed on AT-means, distance calculations constituted a larger percentage
of execution time when the number of clusters being generated increased. Therefore, the amount
of execution time not related to distance calculation varies with the number of clusters being
generated. Since the DCPS metric does not provide consideration for this time, it too would be a
less than ideal metric for comparing AT-means tests that generate different numbers of data
clusters. Therefore, to provide an even playing field for the performance metrics and for AT-
means performance comparisons, the image being classified and the number of classes generated
should both be the same.
7.3.2 Single Node Performance
The method used to evaluate the performance of AT-means clustering on the Emotion
Engine was similar to the methods used in benchmarking the system. That is, the performance of
the optimized AT-means clustering implementation was compared to that of a C implementation
on the EE Core CPU and two separate computing machines. As before, the machines used for
performance comparisons were a machine based on a 1 GHz Intel Pentium 3 processor and a
machine with a 2.66 GHz Intel Xeon processor.
Tests performed on the single node implementation of AT-means were all based on the
classification of an eight-band, 800x800 pixel section of a Landsat 7 image. Recall that, for the
Emotion Engine VU1 micro mode implementation, image pixels were organized in 4kB packets,
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each containing 120 pixels and unpacking instructions for the VU1 interface to the main system
bus. For the image block being processed in these tests, 5334 data packets were built and stored
in unswappable main memory so that they could be efficiently streamed to VU1 when necessary.
These packets constituted approximately 21MB of the PlayStation 2's 32 MB of main memory.
The remaining data memory is left for use with other AT-means data structures and system
processes. For system stability purposes, the SPS2 user's manual [44] suggests that no more
than 20MB of unswappable memory be allocated by one process. Thus, the 800x800 pixel
image size represents the largest single node image chunk that should be processed by this
Emotion Engine implementation of AT-means clustering, as attempting to lock more memory
could cause instability or poor performance in the PlayStation 2 system.
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Figure 7.4 Iterations Per Second Performance of .fiT-Means Clustering on Various Computing Platforms.
Figure 7.4 represents initial results generated from K-means clustering tests performed on
the various selected computing platforms. The results presented in this figure are graphed in
terms of AT-means iterations performed per second versus the number of pixel clusters being
generated. As expected, performance of all implementations and platforms, for the most part,
decreased as the number of pixel clusters being generated increased. In fact, the only case where
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this did not happen was in the first two tests (2 clusters and 4 clusters) on the optimized Emotion
Engine implementation. This discrepancy is indicative of the fact that, for very small'mumbers of
clusters, the reduction in distance calculations required per pixel causes input data to be
processed in VU1 faster than data from the next input buffer can be streamed to the device.
Thus, for the case where two clusters are generated, VU1 is underutilized harming potential
performance. This is also the only case where the Pentium 3 implementation outperformed the
optimized Emotion Engine version ofAT-means. Figure 7.5 presents the same data as Figure 7.4,
although the performance results are plotted in terms of distance calculations performed per
second.
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The Pentium 3, Xeon, and EE Core CPU results presented in Figure 7.4 and Figure 7.5
are all based on the same standard C implementation of K-means clustering developed for this
project. For each platform, the code was compiled using GCC and the -02 compiler
optimization. The Xeon machine was also tested using ICC and with compiler optimizations for
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the Intel Xeon architecture. The data from the EE Core implementation was included simply as
a baseline performance indicator for the optimized Emotion Engine version.
Not surprisingly, the EE Core CPU, running at only 300 MHz, produced the poorest
performance for each of the clustering tests. On average, the optimized Emotion Engine version
ofAT-means was 5.2 times faster than the standard C implementation for the EE Core. Even in
the worst case scenario, the Emotion Engine was 2.8 times faster than the EE Core CPU, and at
its best the Emotion Engine was 5.7 times faster than the standard C implementation on the
MIPS core. Overall, these results showed that the vector processing of distance calculations and
the pipelining of the AT-means algorithm did work well to enhance performance on the
PlayStation 2.
The performance of the Emotion Engine implementation also fared well when compared
to the performance of the Pentium 3 machine. While the Emotion Engine and Pentium 3
performance numbers appeared similar in terms of IPS, the DCPS metric showed that the
PlayStation 2 AT-means clustering application was consistently faster than the Pentium 3. The
Emotion Engine actually outperformed the Pentium 3 in all test cases except for the initial case
where only two clusters were generated. On average, A"-means clustering on the Emotion Engine
was approximately 1.35 times faster than the Pentium 3 machine, despite disadvantages in terms
of available memory and clock speed. At its best, the Emotion Engine was 1.6 times faster than
the Pentium 3, while the only case that showed a performance advantage for the Pentium 3 had it
classifying data 1.2 times faster than the Emotion Engine.
In terms of both IPS and DCPS, the Xeon GCC-compiled application was significantly
faster than all other platforms when only a few clusters of pixels were being generated. In the
case where only two pixel clusters were generated, the Xeon GCC test was 3.6 times faster than
the Emotion Engine implementation and 3 times faster than the Pentium 3 machine. The Xeon
GCC performance advantage over the optimized Emotion Engine implementation quickly
decreased as the number of clusters being generated increased. On average, the Xeon GCC-
compiled application was 1 .3 times faster than the Emotion Engine, but if the initial test case of
two clusters being generated is not considered, the Xeon GCC is only 1 .09 times faster than the
Emotion Engine on average. This includes several test cases where the performance difference
between the two platforms is unnoticeable.
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When the standard C implementation of AT-means was optimized for the Xeon machine
using the ICC compiler, its performance versus the Emotion Engine improved significantly.
Running the optimized version of this classification algorithm, the Xeon was an average of 2.0
times faster than the Emotion Engine with a peak performance advantage of approximately 4.4.
As with the Xeon GCC version ofAT-means clustering, if the initial test case of two clusters is not
considered in this performance comparison, the Xeon ICC algorithm is only an average of 1.8
times faster than the Emotion Engine version. The significant performance advantage for the
Xeon platform was expected, and is more consistent with performance analysis results collected
during previous performance analysis experiments.
When confined to the AT-means classification of 800x800 pixel sections of Landsat 7
images, the Emotion Engine performed comparatively well in relation to the pair of faster
general purpose processing machines. The disadvantage that the Emotion Engine has in
comparison to these machines is that, due to hard memory constraints, this is the largest block of
data that one PlayStation 2 can classify efficiently. On the other hand, the Xeon machine with
2GB ofRAM can handle the AT-means classification ofmuch larger images ifneed be.
7.3.3 Parallel AIgorithm Performance
The first tests performed using the parallel Emotion Engine AT-means algorithm involved
the actual implementation and performance analysis of the algorithm on a two-node PlayStation
2 cluster computer. Recall that a memory-constrained scaling model was developed to analyze
the performance and scalability of AT-means on a PlayStation 2 cluster. Also, recall that this
memory constraint allows each computing node to perform K-means clustering on an 800x800
pixel block of an eight-band multispectral image. A two-node cluster implementation of the
parallel AT-means algorithm would perform classification on two 800x800 pixel images, which
may also be viewed as a single 1600x800 pixel section of a Landsat 7 image.
Table 7.2 compares performance results of the single node Emotion Engine
implementation of AT-means clustering to the performance of the two-node PlayStation 2 cluster
in generating several classes of data. As with the single machine analysis, results are presented
both in terms of iterations performed per second (IPS) and million distance calculations
performed per second (MDCPS). Speedup of the Emotion Engine, as in all memory-constrained
parallel scaling algorithms, was calculated in terms of increase in work performed per unit time.
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In the case of AT-means clustering, work can be characterized in terms of distance calculations,
and thus work per unit time can be summarized as DCPS. Ideally, the speedup of the two-node
cluster over the single node implementation would be 2.0, meaning that twice as many distance
calculations were performed in the same amount ofprocessing time as the single node program.
Table 7.2 Performance Comparison of Sequential and Two-Node Parallel AT-Means Clustering on the
PlayStation 2.
K 7;2 , v.'.4: 7 6 8 f7io,i.: 'M& .-i4^T it) 18 v20 *? 22 : ; 24 - .
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Figure 7.6 Two Node PlayStation 2 Cluster Performance of /T-Means Clustering versus 2.66 GHz Intel Xeon.
As is shown in Table 7.2, the communication overhead involved in the two-node parallel
implementation of AT-means clustering had little to no effect on the algorithm's performance.
Therefore, the speedup of most of the parallel AT-means tests on the two-node PlayStation 2
cluster was at or very close to an ideal 2.00. Synchronization overhead had a minor effect on the
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performance of the PlayStation 2 cluster in each test case, but in the majority of the tests
performed the effect is not even noticeable unless IPS and MDCPS data is analyzed^ three or
four decimal places. Note that the amount of data transferred in each test's synchronization
operations was dependent on the number of clusters being generated (AT). As the value of AT
increased, the amount of time required for each iteration ofAT-means also increased. Therefore,
even though the synchronization of AT-means instantiations with larger AT values required more
data to be transferred, the actual synchronization process had less of an effect on overall
performance.
As a basis for comparison the 1600x800 pixel image segment classified on the two-node
PlayStation 2 cluster computer was also classified on the Xeon machine. Note that the ICC-
compiled AT-means clustering algorithm on the Xeon was previously determined to be an average
of 1.8 times faster than a single PlayStation 2 node. Figure 7.6 displays the processing
capabilities of the two-node PlayStation 2 cluster versus the Xeon machine performing the larger
image classification. In this case, the pair of PlayStation 2 machines is an average of 1.6 times
faster than the more expensive Xeon machine. In fact, the Xeon's performance in terms of
DCPS was significantly reduced by the larger problem size, even with processor-specific
optimizations provided by the ICC compiler. Considering the fact that an actual cluster of four
or five PlayStation 2 machines may be constructed for the cost of one Xeon machine, these tests
helped to indicate that the PlayStation 2 could in fact provide performance competitive to more
powerful cluster computing nodes.
A closer inspection of communication latency incurred by the parallel AT-means
synchronization method on the PlayStation 2 cluster showed several interesting properties. For
instance in the two-node AT-means implementation, the very first synchronization operation took
much longer to complete than subsequent operations. In various tests performed, this first full
execution of the synchronization method (two data transfers to the master node and one data
broadcast) took approximately 20 milliseconds to complete. All subsequent synchronization
operations would complete in approximately 0.5 milliseconds, indicating that the Message
Passing Interface (MPI) library recognized a persistent connection between the two nodes and
optimized communication. The extra overhead incurred by the very first synchronization
operation accounts for the lack of an ideal speedup in the cases where 2 and 6 clusters of pixels
were generated. Both of these instantiations of the parallel AT-means algorithm converged in
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relatively few iterations, shortening overall execution time and making this initial
synchronization overhead more apparent. .^
The apparent connection optimization functions maintained by MPI make it difficult to
mathematically determine how a larger cluster would perform in this memory-constrained cluster
environment. Initially, it was believed that an TV-node PlayStation 2 cluster could be simulated
using the available two-node cluster and performing log 2 (TV) repeated steps of data transfer
during each synchronization operation. Connection optimizations performed by MPI would
make such a simulation unrealistic, simply providing scaled performance numbers very near
ideal regardless of the value ofTV. Synchronization timing data collected to analyze the two-node
cluster performance characteristics could be used to assist in the generation of a mathematical
scaling model, though.
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Figure 7.7 attempts to provide model for how the AT-means classification algorithm might
scale on a larger PlayStation 2 cluster. While the data plotted here is only a model of possible
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scaling characteristics, performance numbers were calculated for clusters ranging in size from 4
nodes to 256 nodes. The plotted data represents speedup, in terms of improvementHn distance
calculations performed per second over the single node AT-means clustering implementation.
This scaling model factored in a 20-millisecond delay for each of log 2 (TV) data transfer intervals
required by each cluster computer size. Judging by tests performed on the two-node PlayStation
2 cluster, this should be a worst case latency for each group of synchronization operations.
Another small latency was added for each set of simultaneous synchronization data transfers
between slave cluster nodes. The latter latency consideration attempted to account for any
network saturation that might occur with a larger cluster computer, where simultaneous data
transfer between several nodes might cause slower communication.
The scaling model displayed in Figure 7.7 does not show any apparent limitations to the
scaling of the PlayStation 2 cluster with respect to speedup. This is at least partially due to the
fact that the amount of computation performed when adding nodes to the memory-constrained
system increases by a larger order of complexity than the amount of communication required to
synchronize the additional nodes. In fact, even the 256-node cluster analyzed here achieved an
average performance of approximately 72.5% of its ideal speedup. At its maximum
performance, the 256-node cluster processes data at 84% of its ideal speedup. With a relaxation
of the estimated communication penalties assessed in this model, this performance could
increase even more.
It is difficult to predict whether or not timing penalties assessed for this scaling model are
accurate based on data from only two cluster nodes. The intent of the scaling model displayed in
Figure 7.7 was to present a worst case scenario for performance scaling. The two-node cluster
implementation of AT-means implies that communication penalties will be less noticeable than
those presented here when the cluster computer is scaled to a larger number of nodes. It appears,
though, that a PlayStation 2 cluster of approximately 100 nodes could process a full Landsat 7
image in parallel, with little drop-off in performance from the single and double node
performance models.
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7.4 Conclusions
Overall, the development of the AT-means clustering algorithm for the Emotion Engine
was encouraging in that it displayed the processing capabilities of the PlayStation 2 on a
complete application. In the development of this application, a customized Emotion Engine
device collaboration model was developed. This model, which was designed specifically for the
AT-means clustering algorithm, is actually general enough that it could be modified and applied to
a wide range of other computationally intensive algorithms. The parallel AT-means algorithm
development for the Emotion Engine also allowed for the design of a memory-constrained
scaling model for a PlayStation 2 cluster computer. Again, while this model was designed with
AT-means clustering in mind, the cluster computer scaling model was general enough in form that
it could be used for a range of other parallel applications and processes.
In terms of performance, the Emotion Engine AT-means and parallel AT-means algorithms
were also encouraging. The fact that only two PlayStation 2 machines were required to
outperform a much more expensive Intel Xeon machine went a long way towards verifying that
both cost and performance advantages do exist for the construction of a PlayStation 2 cluster
computer. These results, along with data collected in performance analysis and benchmarking of
the Emotion Engine support the initial belief that the inexpensive, application specific
PlayStation 2 platform can provide cost and performance advantages for the parallel processing
ofcomputationally intensive applications.
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Chapter 8
Conclusion
8.1 Accomplishments
Overall, this work did show that the Sony PlayStation 2 can provide cost and
performance advantages to computationally demanding applications. Comparisons between the
performance of the Emotion Engine and a 1 GHz Intel Pentium 3 machine showed that the
PlayStation 2 generally provided a speed advantage over a general purpose processing node of
similar price. Furthermore, performance comparisons between the Emotion Engine and an Intel
Xeon machine showed that the PlayStation 2 provided performance competitive with
significantly more expensive general purpose computing platforms. This competitive
performance makes the cost advantage of the PlayStation 2 for the construction of a cluster
computer all the more attractive.
The development of the AT-means clustering application for the Emotion Engine
reinforced the fact that the PlayStation 2 can provide a performance enhancement to
computationally intensive complete applications. The AT-means application also allowed for the
development of a scaling model for a full PlayStation 2 cluster implementation of the algorithm,
and some brief analysis ofhow a complete cluster might perform. Between this final application
development and the encouraging performance analysis of the PlayStation 2, all of the goals set
forth for this project were achieved.
8.2 Limitations
The application of the PlayStation 2 to cluster computing does have some drawbacks and
limitations, though. The first of these limitations is the requirement for proper application
selection. The discussion and development of AT-means clustering on the Emotion Engine
provided an example of an application that was fairly well suited to both the architecture and
processing capabilities of the PlayStation 2. As was shown in some of the benchmarking kernel
applications, the Emotion Engine displays some performance deficiencies when handling
processes that require a lot of serial processing or display a poor computation to communication
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ratio, though. Therefore, the performance advantages of using the PlayStation 2 for cluster
computing must be characterized in terms of specific applications.
Also, the time required to develop efficient, high performance applications on the
Emotion Engine is a limitation for the platform. The bottom-up software design process that
must be employed in order to organize data for efficient processing on the Emotion Engine's
Vector Processing Units can be time consuming for complex applications. Furthermore, the
additional need to develop assembly language kernels to execute on the Vector Processing Units
provides an additional delay for software development and debugging. Therefore, overall
software development time might be significantly longer than the time required to develop a
similar algorithm in a high level programming language. Depending on the performance
advantages of using the PlayStation 2 platform for a desired application, this extra processing
time may or may not be worth while.
8.3 Future Work
There remains a significant amount ofwork and analysis that may be applied to the use of
the Sony PlayStation 2 for high performance parallel computing. Projects such as the NCSA 70-
node PlayStation 2 computing cluster continue to inspect the performance of the Emotion Engine
for various applications. The repeated and competitive cost reduction of video game consoles
such as the PlayStation 2 and Microsoft Xbox continue to make the construction of cluster
computers from application specific commodity platforms attractive. With both Sony and
Microsoft currently developing next generation video game consoles, it appears that interest in
this genre ofmachine for high performance parallel computing should continue into the future as
well.
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